1802 lines
170 KiB
C
1802 lines
170 KiB
C
/* _NVRM_COPYRIGHT_BEGIN_
|
|
*
|
|
* Copyright 2003-2016 by NVIDIA Corporation. All rights reserved. All
|
|
* information contained herein is proprietary and confidential to NVIDIA
|
|
* Corporation. Any use, reproduction, or disclosure without the written
|
|
* permission of NVIDIA Corporation is prohibited.
|
|
*
|
|
* _NVRM_COPYRIGHT_END_
|
|
*/
|
|
|
|
#ifndef __ga102_dev_rop_h__
|
|
#define __ga102_dev_rop_h__
|
|
/* This file is autogenerated. Do not edit */
|
|
#define NV_PBE 0x000000ff:0x00000000 /* RW--D */
|
|
#define NV_PBE_PRI 0x000000ff:0x00000000 /* RW--L */
|
|
#define NV_PBE_PRI_ZROP 0x0000005F:0x00000000 /* RW--L */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1 0x00000000 /* RWI4R */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZRD_NO_COND_READ 8:8 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZRD_NO_COND_READ_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZRD_NO_COND_READ_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZRD_NO_COND_READ_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_CACHE 9:9 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_CACHE_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_CACHE_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_CACHE_INIT 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_CACHE_CLEAR 11:10 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_CACHE_CLEAR_ALL_BUNDLES_ALL_GLOBAL 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_CACHE_CLEAR_FLUSHBUNDLES_ALL_GLOBAL 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_CACHE_CLEAR_LITE_FLUSHBUNDLES_PERGPC 0x00000002 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_CACHE_CLEAR_NO_BUNDLES 0x00000003 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_CACHE_CLEAR_INIT 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_Z 14:14 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_Z_DISABLED 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_Z_ENABLED 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_Z_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_STENCIL 15:15 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_STENCIL_DISABLED 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_STENCIL_ENABLED 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_STENCIL_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_DEPTHBOUND 16:16 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_DEPTHBOUND_DISABLED 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_DEPTHBOUND_ENABLED 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_DEPTHBOUND_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_NEARFAR 17:17 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_NEARFAR_DISABLED 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_NEARFAR_ENABLED 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_NEARFAR_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_ZMINMAX 18:18 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_ZMINMAX_DISABLED 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_ZMINMAX_ENABLED 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_IGNORE_ZMINMAX_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_CACHE_HIT_FROM_OTHER_GPC_IGNORE 19:19 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_CACHE_HIT_FROM_OTHER_GPC_IGNORE_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_CACHE_HIT_FROM_OTHER_GPC_IGNORE_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_CACHE_HIT_FROM_OTHER_GPC_IGNORE_INIT 0x00000001 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZRD_RDAT_SCRUBBER 25:25 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZRD_RDAT_SCRUBBER_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZRD_RDAT_SCRUBBER_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZRD_RDAT_SCRUBBER_INIT 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_TWO_Z_1XAA_UPDATES 29:29 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_TWO_Z_1XAA_UPDATES_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_TWO_Z_1XAA_UPDATES_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_ZCULL_TWO_Z_1XAA_UPDATES_INIT 0x00000001 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_FORCE_L2_WAKE 31:30 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_FORCE_L2_WAKE_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_FORCE_L2_WAKE_ON_NONIDLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_FORCE_L2_WAKE_ALWAYS 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG1_FORCE_L2_WAKE_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2 0x00000004 /* RWI4R */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_ZWR_FORCE_VISIBLE 0:0 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_ZWR_FORCE_VISIBLE_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_ZWR_FORCE_VISIBLE_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_ZWR_FORCE_VISIBLE_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_ZWR_INHIBIT_COMPRESS 1:1 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_ZWR_INHIBIT_COMPRESS_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_ZWR_INHIBIT_COMPRESS_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_ZWR_INHIBIT_COMPRESS_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_ZWR_INHIBIT_SKIP_WR_EQ 5:5 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_ZWR_INHIBIT_SKIP_WR_EQ_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_ZWR_INHIBIT_SKIP_WR_EQ_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_ZWR_INHIBIT_SKIP_WR_EQ_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_RTL_KNOBS 27:15 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_RTL_KNOBS_INIT 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_ZWR_WRITE_FULL_BE 28:28 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_ZWR_WRITE_FULL_BE_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_ZWR_WRITE_FULL_BE_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_ZWR_WRITE_FULL_BE_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_ZWR_DISABLE_FULL_WE_OPT 31:31 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG2_ZWR_DISABLE_FULL_WE_OPT_INIT 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3 0x00000008 /* RWI4R */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_INNER_IL_COVG_AWARE 1:0 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_INNER_IL_COVG_AWARE_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_INNER_IL_COVG_AWARE_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_INNER_IL_COVG_AWARE_ONLY_1_STAGE 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_INNER_IL_COVG_AWARE_INIT 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_TWO_SUBPACKET_COMPRESSION 2:2 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_TWO_SUBPACKET_COMPRESSION_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_TWO_SUBPACKET_COMPRESSION_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_TWO_SUBPACKET_COMPRESSION_INIT 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_SRCPKTFIFO_REDUCE_DIV8 7:3 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_SRCPKTFIFO_REDUCE_DIV8_NOREDUCE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_SRCPKTFIFO_REDUCE_DIV8_FULLSIZE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_SRCPKTFIFO_REDUCE_DIV8_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_HASHENTRIES_REDUCE_DIV8 12:8 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_HASHENTRIES_REDUCE_DIV8_FULLSIZE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_HASHENTRIES_REDUCE_DIV8_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_RTL_KNOBS 27:18 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_RTL_KNOBS_INIT 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_COALESCE_WRITES 28:28 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_COALESCE_WRITES_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_COALESCE_WRITES_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG3_COALESCE_WRITES_INIT 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4 0x0000000C /* RWI4R */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_PM_LOCAL_TRIGGER_GPC 7:4 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_PM_LOCAL_TRIGGER_GPC_INIT 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_S8_COALESCER_LIMIT 11:9 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_S8_COALESCER_LIMIT_MAX 0x00000007 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_S8_COALESCER_LIMIT_ZERO 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_S8_COALESCER_LIMIT_INIT 0x00000007 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_S8_COALESCER_TIMEOUT 13:12 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_S8_COALESCER_TIMEOUT_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_S8_COALESCER_TIMEOUT_INIT 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_BURSTY_MIN_GEAR 18:17 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_BURSTY_MIN_GEAR_DISABLE_BURSTING 0x00000003 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_BURSTY_MIN_GEAR_FULL_RANGE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_BURSTY_MIN_GEAR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_RTL_KNOBS 26:19 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_RTL_KNOBS_INIT 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_IGNORE_RDATCHECK_HWW 28:27 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_IGNORE_RDATCHECK_HWW_NONE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_IGNORE_RDATCHECK_HWW_S8_ONLY 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_IGNORE_RDATCHECK_HWW_ALL 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_RESET_DEBUG_COUNTERS_ON_GOIDLE 29:29 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_RESET_DEBUG_COUNTERS_ON_GOIDLE_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_RESET_DEBUG_COUNTERS_ON_GOIDLE_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_RESET_DEBUG_COUNTERS_ON_FPW 30:30 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_RESET_DEBUG_COUNTERS_ON_FPW_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_RESET_DEBUG_COUNTERS_ON_FPW_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_SPARE 31:31 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG4_SPARE_INIT 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG5 0x00000010 /* RWI4R */
|
|
#define NV_PBE_PRI_ZROP_DEBUG5_SRCPKTFIFO_REDUCE_DIV256 3:0 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG5_SRCPKTFIFO_REDUCE_DIV256_FULLSIZE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG5_HASHENTRIES_REDUCE_DIV256 7:4 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG5_HASHENTRIES_REDUCE_DIV256_FULLSIZE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG5_TAGBANK_TAPS_BIT0 17:8 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG5_TAGBANK_TAPS_BIT0_ORIGINAL_GALOIS 0x000001ad /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG5_TAGBANK_TAPS_BIT0_AVOID_ROPSLICE_MAP_A 0x00000255 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG5_TAGBANK_TAPS_BIT0_AVOID_ROPSLICE_MAP_B 0x00000015 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG5_TAGBANK_TAPS_BIT1 27:18 /* RWIVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG5_TAGBANK_TAPS_BIT1_ORIGINAL_GALOIS 0x000002f6 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG5_TAGBANK_TAPS_BIT1_AVOID_ROPSLICE_MAP_A 0x000002c4 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG5_TAGBANK_TAPS_BIT1_AVOID_ROPSLICE_MAP_B 0x000000c4 /* RWI-V */
|
|
#define NV_PBE_PRI_ZROP_PPM 0x00000014 /* RW-4R */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL 5:0 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP0 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP1 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP2 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP3 0x00000003 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP4 0x00000004 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP5 0x00000005 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP6 0x00000006 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP7 0x00000007 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP8 0x00000008 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP9 0x00000009 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP10 0x0000000A /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP11 0x0000000B /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP12 0x0000000C /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP13 0x0000000D /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP14 0x0000000E /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP15 0x0000000F /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP16 0x00000010 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP17 0x00000011 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP18 0x00000012 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP19 0x00000013 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP20 0x00000014 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP21 0x00000015 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP22 0x00000016 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP23 0x00000017 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP24 0x00000018 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP25 0x00000019 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP26 0x0000001A /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP27 0x0000001B /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP28 0x0000001C /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP29 0x0000001D /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP30 0x0000001E /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP31 0x0000001F /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP32 0x00000020 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP33 0x00000021 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP34 0x00000022 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP35 0x00000023 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP36 0x00000024 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP37 0x00000025 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP38 0x00000026 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP39 0x00000027 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP40 0x00000028 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP41 0x00000029 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP42 0x0000002A /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP43 0x0000002B /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP44 0x0000002C /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP45 0x0000002D /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP46 0x0000002E /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP47 0x0000002F /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP48 0x00000030 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP49 0x00000031 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP50 0x00000032 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP51 0x00000033 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP52 0x00000034 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP53 0x00000035 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP54 0x00000036 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP55 0x00000037 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP56 0x00000038 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP57 0x00000039 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP58 0x0000003A /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP59 0x0000003B /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP60 0x0000003C /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP61 0x0000003D /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP62 0x0000003E /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_STATIC_PATTERN_25_6_GROUP 0x0000003E /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_GRP63 0x0000003F /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_STATIC_PATTERN_1A_6_GROUP 0x0000003F /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2 13:8 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP0 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP1 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP2 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP3 0x00000003 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP4 0x00000004 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP5 0x00000005 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP6 0x00000006 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP7 0x00000007 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP8 0x00000008 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP9 0x00000009 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP10 0x0000000A /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP11 0x0000000B /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP12 0x0000000C /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP13 0x0000000D /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP14 0x0000000E /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP15 0x0000000F /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP16 0x00000010 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP17 0x00000011 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP18 0x00000012 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP19 0x00000013 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP20 0x00000014 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP21 0x00000015 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP22 0x00000016 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP23 0x00000017 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP24 0x00000018 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP25 0x00000019 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP26 0x0000001A /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP27 0x0000001B /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP28 0x0000001C /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP29 0x0000001D /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP30 0x0000001E /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP31 0x0000001F /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP32 0x00000020 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP33 0x00000021 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP34 0x00000022 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP35 0x00000023 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP36 0x00000024 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP37 0x00000025 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP38 0x00000026 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP39 0x00000027 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP40 0x00000028 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP41 0x00000029 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP42 0x0000002A /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP43 0x0000002B /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP44 0x0000002C /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP45 0x0000002D /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP46 0x0000002E /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP47 0x0000002F /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP48 0x00000030 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP49 0x00000031 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP50 0x00000032 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP51 0x00000033 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP52 0x00000034 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP53 0x00000035 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP54 0x00000036 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP55 0x00000037 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP56 0x00000038 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP57 0x00000039 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP58 0x0000003A /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP59 0x0000003B /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP60 0x0000003C /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP61 0x0000003D /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP62 0x0000003E /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_STATIC_PATTERN_25_6_GROUP 0x0000003E /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_GRP63 0x0000003F /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_STATIC_PATTERN_1A_6_GROUP 0x0000003F /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_GROUP_SEL2_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL 19:16 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_GRP0 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_GRP1 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_GRP2 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_GRP3 0x00000003 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_GRP4 0x00000004 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_GRP5 0x00000005 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_GRP6 0x00000006 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_GRP7 0x00000007 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_GRP8 0x00000008 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_GRP9 0x00000009 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_GRP10 0x0000000a /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_GRP11 0x0000000b /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_GRP12 0x0000000c /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_GRP13 0x0000000d /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_GRP14 0x0000000e /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_STATIC_PATTERN_25_6_GROUP 0x0000000e /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_GRP15 0x0000000f /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_STATIC_PATTERN_1A_6_GROUP 0x0000000f /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2 25:22 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_GRP0 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_GRP1 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_GRP2 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_GRP3 0x00000003 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_GRP4 0x00000004 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_GRP5 0x00000005 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_GRP6 0x00000006 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_GRP7 0x00000007 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_GRP8 0x00000008 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_GRP9 0x00000009 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_GRP10 0x0000000a /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_GRP11 0x0000000b /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_GRP12 0x0000000c /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_GRP13 0x0000000d /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_GRP14 0x0000000e /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_STATIC_PATTERN_25_6_GROUP 0x0000000e /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_GRP15 0x0000000f /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_STATIC_PATTERN_1A_6_GROUP 0x0000000f /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_COUNT_SEL2_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_ENABLE 31:31 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_PPM_ENABLE_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_PPM_ENABLE_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PPM_ENABLE_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_CG 0x00000018 /* RWE4R */
|
|
#define NV_PBE_PRI_ZROP_CG_IDLE_CG_DLY_CNT 5:0 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_CG_IDLE_CG_DLY_CNT_HWINIT 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_CG_IDLE_CG_DLY_CNT__PROD 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_CG_IDLE_CG_EN 6:6 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_CG_IDLE_CG_EN_ENABLED 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_CG_IDLE_CG_EN_DISABLED 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_CG_IDLE_CG_EN__PROD 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_CG_STATE_CG_EN 7:7 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_STATE_CG_EN_ENABLED 0x00000001 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_STATE_CG_EN_DISABLED 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_STATE_CG_EN__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_STALL_CG_DLY_CNT 13:8 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_STALL_CG_DLY_CNT_HWINIT 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_STALL_CG_DLY_CNT__PROD 0x00000002 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_STALL_CG_EN 14:14 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_CG_STALL_CG_EN_ENABLED 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_CG_STALL_CG_EN_DISABLED 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_CG_STALL_CG_EN__PROD 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_CG_QUIESCENT_CG_EN 15:15 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_QUIESCENT_CG_EN_ENABLED 0x00000001 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_QUIESCENT_CG_EN_DISABLED 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_QUIESCENT_CG_EN__PROD 0x00000001 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_WAKEUP_DLY_CNT 19:16 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_CG_WAKEUP_DLY_CNT_HWINIT 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_CG_WAKEUP_DLY_CNT__PROD 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_CG_THROT_CLK_CNT 23:20 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_THROT_CLK_CNT_FULLSPEED 0x0000000f /* */
|
|
#define NV_PBE_PRI_ZROP_CG_THROT_CLK_CNT__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_DI_DT_SKEW_VAL 27:24 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_DI_DT_SKEW_VAL_HWINIT 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_DI_DT_SKEW_VAL__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_THROT_CLK_EN 28:28 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_THROT_CLK_EN_ENABLED 0x00000001 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_THROT_CLK_EN_DISABLED 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_THROT_CLK_EN__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_THROT_CLK_SW_OVER 29:29 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_THROT_CLK_SW_OVER_EN 0x00000001 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_THROT_CLK_SW_OVER_DIS 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_THROT_CLK_SW_OVER__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_PAUSE_CG_EN 30:30 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_PAUSE_CG_EN_ENABLED 0x00000001 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_PAUSE_CG_EN_DISABLED 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_PAUSE_CG_EN__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_HALT_CG_EN 31:31 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_HALT_CG_EN_ENABLED 0x00000001 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_HALT_CG_EN_DISABLED 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_CG_HALT_CG_EN__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_CG1 0x0000001C /* RWE4R */
|
|
#define NV_PBE_PRI_ZROP_CG1_MONITOR_CG_EN 0:0 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_CG1_MONITOR_CG_EN_ENABLED 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_CG1_MONITOR_CG_EN_DISABLED 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_CG1_MONITOR_CG_EN__PROD 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_CG1_SLCG 16:1 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_CG1_SLCG_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_CG1_SLCG_DISABLED 0x0000FFFF /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_CG1_SLCG__PROD 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_STATUS 0x00000020 /* R--4R */
|
|
#define NV_PBE_PRI_ZROP_STATUS_DECODER_STATUS 2:0 /* R-XVF */
|
|
#define NV_PBE_PRI_ZROP_STATUS_DECODER_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_DECODER_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_DECODER_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_DECODER_STATUS_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_DECODER_STATUS_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_DECODER_STATUS_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_DECODER_STATUS_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZRDPIPE_STATUS 5:3 /* R-XVF */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZRDPIPE_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZRDPIPE_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZRDPIPE_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZRDPIPE_STATUS_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZRDPIPE_STATUS_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZRDPIPE_STATUS_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZRDPIPE_STATUS_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_LTCTRACK_STATUS 8:6 /* R-XVF */
|
|
#define NV_PBE_PRI_ZROP_STATUS_LTCTRACK_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_LTCTRACK_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_LTCTRACK_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_LTCTRACK_STATUS_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_LTCTRACK_STATUS_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_LTCTRACK_STATUS_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_LTCTRACK_STATUS_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZSUB_STATUS 11:9 /* R-XVF */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZSUB_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZSUB_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZSUB_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZSUB_STATUS_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZSUB_STATUS_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZSUB_STATUS_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZSUB_STATUS_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_BPC_STATUS 14:12 /* R-XVF */
|
|
#define NV_PBE_PRI_ZROP_STATUS_BPC_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_BPC_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_BPC_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_BPC_STATUS_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_BPC_STATUS_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_BPC_STATUS_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_BPC_STATUS_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_PACKETIZER_STATUS 17:15 /* R-XVF */
|
|
#define NV_PBE_PRI_ZROP_STATUS_PACKETIZER_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_PACKETIZER_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_PACKETIZER_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_PACKETIZER_STATUS_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_PACKETIZER_STATUS_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_PACKETIZER_STATUS_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_PACKETIZER_STATUS_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_PIPE_STATUS 20:18 /* R-XVF */
|
|
#define NV_PBE_PRI_ZROP_STATUS_PIPE_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_PIPE_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_PIPE_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_PIPE_STATUS_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_PIPE_STATUS_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_PIPE_STATUS_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_PIPE_STATUS_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZWR_STATUS 23:21 /* R-XVF */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZWR_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZWR_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZWR_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZWR_STATUS_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZWR_STATUS_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZWR_STATUS_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZWR_STATUS_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_RETIRE_STATUS 26:24 /* R-XVF */
|
|
#define NV_PBE_PRI_ZROP_STATUS_RETIRE_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_RETIRE_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_RETIRE_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_RETIRE_STATUS_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_RETIRE_STATUS_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_RETIRE_STATUS_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_RETIRE_STATUS_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZCULL_STATUS 29:27 /* R-XVF */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZCULL_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZCULL_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZCULL_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZCULL_STATUS_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZCULL_STATUS_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZCULL_STATUS_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_ZCULL_STATUS_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_WACKFIFO_STATE 30:30 /* R-XVF */
|
|
#define NV_PBE_PRI_ZROP_STATUS_WACKFIFO_STATE_FULL 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS_WACKFIFO_STATE_HASROOM 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS2 0x00000024 /* R--4R */
|
|
#define NV_PBE_PRI_ZROP_STATUS2_TOP 2:0 /* R-XVF */
|
|
#define NV_PBE_PRI_ZROP_STATUS2_TOP_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS2_TOP_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS2_TOP_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS2_TOP_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS2_TOP_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS2_TOP_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS2_TOP_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_STATUS2_TAGS_IN_USE_COUNT 11:3 /* R-XUF */
|
|
#define NV_PBE_PRI_ZROP_STATUS2_ILQUEUE_ENTRY_COUNT 18:12 /* R-XUF */
|
|
#define NV_PBE_PRI_ZROP_STATUS2_ZSUB_ENTRY_COUNT 27:19 /* R-XUF */
|
|
#define NV_PBE_PRI_ZROP_STATUS2_VALID_CACHETILES_COUNT 31:28 /* R-XUF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG_COUNT_REQUESTS 0x00000028 /* R-E4R */
|
|
#define NV_PBE_PRI_ZROP_DEBUG_COUNT_REQUESTS_ZRD2RRH_V 18:0 /* R-EVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG_COUNT_REQUESTS_ZRD2RRH_V_NONE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG_COUNT_REQUESTS_ZWR2RRH_PACKETS_V 31:19 /* R-EVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG_COUNT_REQUESTS_ZWR2RRH_PACKETS_V_NONE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG_COUNT_RESPONSES 0x0000002C /* R-E4R */
|
|
#define NV_PBE_PRI_ZROP_DEBUG_COUNT_RESPONSES_RRH2ZRD_RDAT_PACKETS_V 18:0 /* R-EVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG_COUNT_RESPONSES_RRH2ZRD_RDAT_PACKETS_V_NONE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_ZROP_DEBUG_COUNT_RESPONSES_RRH2ZWR_ACKS_V 31:19 /* R-EVF */
|
|
#define NV_PBE_PRI_ZROP_DEBUG_COUNT_RESPONSES_RRH2ZWR_ACKS_V_NONE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR 0x00000038 /* RWE4R */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_DEAD_TAGS 0:0 /* R-EVF */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_DEAD_TAGS_NOT_PRESENT 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_DEAD_TAGS_PRESENT 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_DEAD_TAGS_INIT 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_CACHE_HIT_FROM_OTHER_GPC 1:1 /* R-EVF */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_CACHE_HIT_FROM_OTHER_GPC_FALSE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_CACHE_HIT_FROM_OTHER_GPC_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_CACHE_HIT_FROM_OTHER_GPC_INIT 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_RDAT_ORPHANS 2:2 /* R-EVF */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_RDAT_ORPHANS_FALSE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_RDAT_ORPHANS_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_RDAT_ORPHANS_INIT 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_EOZP_MISMATCH 3:3 /* R-EVF */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_EOZP_MISMATCH_FALSE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_EOZP_MISMATCH_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_EOZP_MISMATCH_INIT 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_ZWRRAM_ORPHANS 4:4 /* R-EVF */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_ZWRRAM_ORPHANS_FALSE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_ZWRRAM_ORPHANS_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_ZWRRAM_ORPHANS_INIT 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_LONG_WAIT_ON_RDAT 5:5 /* R-EVF */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_LONG_WAIT_ON_RDAT_FALSE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_LONG_WAIT_ON_RDAT_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_LONG_WAIT_ON_RDAT_INIT 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_LONG_WAIT_ON_WRITEACK 6:6 /* R-EVF */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_LONG_WAIT_ON_WRITEACK_FALSE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_LONG_WAIT_ON_WRITEACK_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_LONG_WAIT_ON_WRITEACK_INIT 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_HUNG_ON_IL_THREAD_RDAT 7:7 /* R-EVF */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_HUNG_ON_IL_THREAD_RDAT_FALSE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_HUNG_ON_IL_THREAD_RDAT_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_HUNG_ON_IL_THREAD_RDAT_INIT 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_HUNG_ON_NIL_THREAD_RDAT 8:8 /* R-EVF */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_HUNG_ON_NIL_THREAD_RDAT_FALSE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_HUNG_ON_NIL_THREAD_RDAT_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_HUNG_ON_NIL_THREAD_RDAT_INIT 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_BLKACTIVITY_ERROR 11:11 /* R-EVF */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_BLKACTIVITY_ERROR_FALSE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_BLKACTIVITY_ERROR_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_BLKACTIVITY_ERROR_INIT 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_L2_ILLEGAL_Z_DATA_RETURN 12:12 /* R-EVF */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_L2_ILLEGAL_Z_DATA_RETURN_FALSE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_L2_ILLEGAL_Z_DATA_RETURN_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_L2_ILLEGAL_Z_DATA_RETURN_INIT 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_L2_ILLEGAL_STENCIL_DATA_RETURN 13:13 /* R-EVF */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_L2_ILLEGAL_STENCIL_DATA_RETURN_FALSE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_L2_ILLEGAL_STENCIL_DATA_RETURN_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_L2_ILLEGAL_STENCIL_DATA_RETURN_INIT 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_RESET 30:30 /* -WEVF */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_RESET_INACTIVE 0x00000000 /* -WE-V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_RESET_ACTIVE 0x00000001 /* -W--T */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_EN 31:31 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_EN_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_EN_ENABLE 0x00000001 /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_HWW_ESR_EN_INIT 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF 0x00000054 /* RWE4R */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE 4:0 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_FULLSPEED 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_03125 0x0000001f /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_06250 0x0000001e /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_09375 0x0000001d /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_12500 0x0000001c /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_15625 0x0000001b /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_18750 0x0000001a /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_21875 0x00000019 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_25000 0x00000018 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_28125 0x00000017 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_31250 0x00000016 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_34375 0x00000015 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_37500 0x00000014 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_40625 0x00000013 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_43750 0x00000012 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_46875 0x00000011 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_50000 0x00000010 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_53125 0x0000000f /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_56250 0x0000000e /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_59375 0x0000000d /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_62500 0x0000000c /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_65625 0x0000000b /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_68750 0x0000000a /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_71875 0x00000009 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_75000 0x00000008 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_78125 0x00000007 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_81250 0x00000006 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_84375 0x00000005 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_87500 0x00000004 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_90625 0x00000003 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_93750 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_PERF_THROTTLE_PIPE_0_96875 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK 0x00000040 /* RW-4R */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0xF /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED 0x0000000C /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL "ba" /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED_FUSE0 0xF /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED_FUSE1 0xC /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000F /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWEVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000FFFFF /* RWE-V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_A 0x00000044 /* RW-4R */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_A__PRIV_LEVEL_MASK 0x00000040 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_A_INTERCEPT 8:0 /* RWBVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_A_INTERCEPT_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_A_WEIGHT_1 17:9 /* RWBVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_A_WEIGHT_1_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_A_WEIGHT_2 26:18 /* RWBVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_A_WEIGHT_2_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_B 0x00000048 /* RW-4R */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_B__PRIV_LEVEL_MASK 0x00000040 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_B_WEIGHT_3 8:0 /* RWBVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_B_WEIGHT_3_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_B_WEIGHT_4 17:9 /* RWBVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_B_WEIGHT_4_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_B_WEIGHT_5 26:18 /* RWBVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_B_WEIGHT_5_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_C 0x0000004C /* RW-4R */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_C__PRIV_LEVEL_MASK 0x00000040 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_C_WEIGHT_6 8:0 /* RWBVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_C_WEIGHT_6_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_C_WEIGHT_7 17:9 /* RWBVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_C_WEIGHT_7_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_C_WEIGHT_8 26:18 /* RWBVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_C_WEIGHT_8_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_D 0x00000050 /* RW-4R */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_D__PRIV_LEVEL_MASK 0x00000040 /* */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_D_WEIGHT_9 8:0 /* RWBVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_D_WEIGHT_9_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_D_WEIGHT_10 17:9 /* RWBVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_D_WEIGHT_10_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_D_WEIGHT_11 26:18 /* RWBVF */
|
|
#define NV_PBE_PRI_ZROP_BLK_ACTIVITY_D_WEIGHT_11_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_RRH 0x0000007F:0x00000060 /* RW--L */
|
|
#define NV_PBE_PRI_RRH_DEBUG0 0x00000060 /* RWE4R */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_RRA_FAVOR_IL 0:0 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_RRA_FAVOR_IL_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_RRA_FAVOR_IL_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_RRA_FAVOR_Z 1:1 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_RRA_FAVOR_Z_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_RRA_FAVOR_Z_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_RRA_IL_DELAY 5:2 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_RRA_IL_DELAY_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_RC_FAVOR_IL 6:6 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_RC_FAVOR_IL_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_RC_FAVOR_IL_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_RC_FAVOR_Z 7:7 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_RC_FAVOR_Z_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_RC_FAVOR_Z_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_WRA_FAVOR_Z 8:8 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_WRA_FAVOR_Z_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_WRA_FAVOR_Z_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_RW_ARB_BURST_SIZE 12:9 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_RW_ARB_BURST_SIZE_ONE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_RW_ARB_BURST_SIZE_INIT 0x00000003 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_REDUCTION_RATIO_IN_1XAA 14:13 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_REDUCTION_RATIO_IN_1XAA_4TO1 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_REDUCTION_RATIO_IN_1XAA_8TO1 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_REDUCTION_RATIO_IN_1XAA_INIT 0x00000002 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_CONCAT_WRITE_COMP 15:15 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_CONCAT_WRITE_COMP_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_CONCAT_WRITE_COMP_ENABLE 0x00000001 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_CONCAT_WRITE_UNCOMP 16:16 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_CONCAT_WRITE_UNCOMP_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_CONCAT_WRITE_UNCOMP_ENABLE 0x00000001 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_CONCAT_WRITE_FCLR 17:17 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_CONCAT_WRITE_FCLR_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_CONCAT_WRITE_FCLR_ENABLE 0x00000001 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_WARMING_REQ_ISSUE_CONTROL_C 18:18 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_WARMING_REQ_ISSUE_CONTROL_C_WARM 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_WARMING_REQ_ISSUE_CONTROL_C_NONE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_WARMING_REQ_ISSUE_CONTROL_Z 19:19 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_WARMING_REQ_ISSUE_CONTROL_Z_WARM 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_WARMING_REQ_ISSUE_CONTROL_Z_NONE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_FE_MSG_FIFO_REDUCE 25:20 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_FE_MSG_FIFO_REDUCE_FULLSIZE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_WRITE_REQ_SB_REDUCE_DIV8 31:26 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG0_WRITE_REQ_SB_REDUCE_DIV8_FULLSIZE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG1 0x00000064 /* RWE4R */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_TOTAL_SLOTS_REDUCE_DIV8 8:0 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_TOTAL_SLOTS_REDUCE_DIV8_FULLSIZE 0x000000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_TOTAL_SLOTS_REDUCE_DIV8_LOW_CLAMP 0x000000030 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_TOTAL_SUBREQS_REDUCE_DIV8 16:9 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_TOTAL_SUBREQS_REDUCE_DIV8_FULLSIZE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_TOTAL_SUBREQS_REDUCE_DIV8_LOW_CLAMP 0x00000008 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_RESERVED_SLOTS_DIV4 22:17 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_RESERVED_SLOTS_DIV4_INIT 0x00000002 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_RESERVED_SLOTS_DIV4_LOW_CLAMP 0x0000000a /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_RESERVED_SUBREQS_DIV4 27:23 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_RESERVED_SUBREQS_DIV4_INIT 0x00000002 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_RESERVED_SUBREQS_DIV4_LOW_CLAMP 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_SLOTMAN_ALLOCATION 28:28 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_SLOTMAN_ALLOCATION_NORMAL 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_SLOTMAN_ALLOCATION_OVERRIDE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_SAFEGUARDS 30:29 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_SAFEGUARDS_ALLOW_NORMAL_OPERATION 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_SAFEGUARDS_SUPPRESS_MEMORY_ACCESS 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_SAFEGUARDS_SUPPRESS_ALL 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_Z_SYNC 31:31 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_Z_SYNC_COUPLED 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_Z_SYNC_DECOUPLED 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG1_Z_SYNC__PROD 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_STATUS 0x00000068 /* R--4R */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_TOP_STATUS 2:0 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_TOP_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_TOP_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_TOP_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_TOP_STATUS_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_TOP_STATUS_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_TOP_STATUS_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_TOP_STATUS_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_FAULTING_OR_HALTING 3:3 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_FAULTING_OR_HALTING_NOT_IN_PROGRESS 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_FAULTING_OR_HALTING_IN_PROGRESS 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_SYNCHRONIZING_C_SIDE 4:4 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_SYNCHRONIZING_C_SIDE_NOT_IN_PROGRESS 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_SYNCHRONIZING_C_SIDE_IN_PROGRESS 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_SYNCHRONIZING_Z_SIDE 5:5 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_SYNCHRONIZING_Z_SIDE_NOT_IN_PROGRESS 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_SYNCHRONIZING_Z_SIDE_IN_PROGRESS 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_NO_AVAIL_SLOTS_OR_SUBREQS_CNIL 6:6 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_NO_AVAIL_SLOTS_OR_SUBREQS_CNIL_FALSE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_NO_AVAIL_SLOTS_OR_SUBREQS_CNIL_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_NO_AVAIL_SLOTS_OR_SUBREQS_CIL 7:7 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_NO_AVAIL_SLOTS_OR_SUBREQS_CIL_FALSE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_NO_AVAIL_SLOTS_OR_SUBREQS_CIL_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_NO_AVAIL_SLOTS_OR_SUBREQS_ZNIL 8:8 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_NO_AVAIL_SLOTS_OR_SUBREQS_ZNIL_FALSE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_NO_AVAIL_SLOTS_OR_SUBREQS_ZNIL_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_NO_AVAIL_SLOTS_OR_SUBREQS_ZIL 9:9 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_NO_AVAIL_SLOTS_OR_SUBREQS_ZIL_FALSE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_NO_AVAIL_SLOTS_OR_SUBREQS_ZIL_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_WRA_STATUS_SHORT 11:10 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_WRA_STATUS_SHORT_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_WRA_STATUS_SHORT_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_WRA_STATUS_SHORT_STALLED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_WRA_STATUS_SHORT_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_WRS_STATUS_SHORT 13:12 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_WRS_STATUS_SHORT_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_WRS_STATUS_SHORT_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_WRS_STATUS_SHORT_STALLED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_WRS_STATUS_SHORT_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_RWA_STATUS 16:14 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_RWA_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_RWA_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_RWA_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_RWA_STATUS_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_RWA_STATUS_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_RWA_STATUS_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_RRH_RWA_STATUS_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_WAIT_FOR_FE_ACK 17:17 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_WAIT_FOR_FE_ACK_FALSE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_WAIT_FOR_FE_ACK_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_WAIT_FOR_FE_CREDIT 18:18 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_WAIT_FOR_FE_CREDIT_FALSE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_WAIT_FOR_FE_CREDIT_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_WAIT_FOR_FE_MSG_FIFO 19:19 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_WAIT_FOR_FE_MSG_FIFO_FALSE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_WAIT_FOR_FE_MSG_FIFO_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_WAIT_FOR_MEMBAR_ACK 20:20 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_WAIT_FOR_MEMBAR_ACK_FALSE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_WAIT_FOR_MEMBAR_ACK_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_WAIT_FOR_SCOREBOARD_ID 21:21 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_WAIT_FOR_SCOREBOARD_ID_FALSE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_WAIT_FOR_SCOREBOARD_ID_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_WAIT_FOR_WDAT 22:22 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_WAIT_FOR_WDAT_FALSE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_WAIT_FOR_WDAT_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_SCOREBOARD_NONEMPTY 23:23 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_SCOREBOARD_NONEMPTY_FALSE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_WRS_SCOREBOARD_NONEMPTY_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_READ_THREAD_ENTIRELY_STALLED_CIL 24:24 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_READ_THREAD_ENTIRELY_STALLED_CIL_FALSE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_READ_THREAD_ENTIRELY_STALLED_CIL_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_READ_THREAD_ENTIRELY_STALLED_CNIL 25:25 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_READ_THREAD_ENTIRELY_STALLED_CNIL_FALSE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_READ_THREAD_ENTIRELY_STALLED_CNIL_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_READ_THREAD_ENTIRELY_STALLED_ZIL 26:26 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_READ_THREAD_ENTIRELY_STALLED_ZIL_FALSE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_READ_THREAD_ENTIRELY_STALLED_ZIL_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_READ_THREAD_ENTIRELY_STALLED_ZNIL 27:27 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_READ_THREAD_ENTIRELY_STALLED_ZNIL_FALSE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_READ_THREAD_ENTIRELY_STALLED_ZNIL_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_READPIPE_STATE 31:28 /* R-XVF */
|
|
#define NV_PBE_PRI_RRH_STATUS_READPIPE_STATE_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_READPIPE_STATE_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_READPIPE_STATE_STALLED_BY_RWA 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_READPIPE_STATE_AWAITING_MEMSYS_RESPONSE 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_READPIPE_STATE_STALLED_RRH2CRD_CNIL 0x00000004 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_READPIPE_STATE_STALLED_RRH2CRD_CIL 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_READPIPE_STATE_STALLED_RRH2ZRD_ZNIL 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_READPIPE_STATE_STALLED_RRH2ZRD_ZIL 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_READPIPE_STATE_SYNC_STALL 0x00000008 /* R---V */
|
|
#define NV_PBE_PRI_RRH_STATUS_READPIPE_STATE_OTHER 0x00000009 /* R---V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0 0x0000006c /* RWE4R */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_FLUSH_PENDING_WRITES_BLOCK_RD 0:0 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_FLUSH_PENDING_WRITES_BLOCK_RD_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_FLUSH_PENDING_WRITES_BLOCK_RD_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_FLUSH_PENDING_WRITES_BLOCK_WR 1:1 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_FLUSH_PENDING_WRITES_BLOCK_WR_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_FLUSH_PENDING_WRITES_BLOCK_WR_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_REPORT_SEMAPHORE_D_BLOCK_RD 2:2 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_REPORT_SEMAPHORE_D_BLOCK_RD_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_REPORT_SEMAPHORE_D_BLOCK_RD_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_REPORT_SEMAPHORE_D_BLOCK_WR 3:3 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_REPORT_SEMAPHORE_D_BLOCK_WR_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_REPORT_SEMAPHORE_D_BLOCK_WR_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_REPORT_SEMAPHORE_D_MEMBAR 4:4 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_REPORT_SEMAPHORE_D_MEMBAR_DEFAULT 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_REPORT_SEMAPHORE_D_MEMBAR_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_BACK_END_COPY_E_BLOCK_RD 5:5 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_BACK_END_COPY_E_BLOCK_RD_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_BACK_END_COPY_E_BLOCK_RD_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_BACK_END_COPY_E_BLOCK_WR 6:6 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_BACK_END_COPY_E_BLOCK_WR_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_BACK_END_COPY_E_BLOCK_WR_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_BACK_END_COPY_E_MEMBAR 7:7 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_BACK_END_COPY_E_MEMBAR_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_BACK_END_COPY_E_MEMBAR_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_PM_TRIGGER_END_BLOCK_RD 8:8 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_PM_TRIGGER_END_BLOCK_RD_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_PM_TRIGGER_END_BLOCK_RD_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_PM_TRIGGER_END_BLOCK_WR 9:9 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_PM_TRIGGER_END_BLOCK_WR_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_PM_TRIGGER_END_BLOCK_WR_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_RSTR2D_BLITFINISHED_BLOCK_RD 10:10 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_RSTR2D_BLITFINISHED_BLOCK_RD_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_RSTR2D_BLITFINISHED_BLOCK_RD_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_RSTR2D_BLITFINISHED_BLOCK_WR 11:11 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_RSTR2D_BLITFINISHED_BLOCK_WR_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_RSTR2D_BLITFINISHED_BLOCK_WR_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_PIXEL_SHADER_BARRIER_BLOCK_RD 12:12 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_PIXEL_SHADER_BARRIER_BLOCK_RD_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_PIXEL_SHADER_BARRIER_BLOCK_RD_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_PIXEL_SHADER_BARRIER_BLOCK_WR 13:13 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_PIXEL_SHADER_BARRIER_BLOCK_WR_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_PIXEL_SHADER_BARRIER_BLOCK_WR_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_FLUSH_AND_INVALIDATE_ROP_MINI_CACHE_BLOCK_RD 20:20 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_FLUSH_AND_INVALIDATE_ROP_MINI_CACHE_BLOCK_RD_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_FLUSH_AND_INVALIDATE_ROP_MINI_CACHE_BLOCK_RD_FORCE 0x00000001 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_FLUSH_AND_INVALIDATE_ROP_MINI_CACHE_BLOCK_RD__PROD 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_FLUSH_AND_INVALIDATE_ROP_MINI_CACHE_BLOCK_WR 21:21 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_FLUSH_AND_INVALIDATE_ROP_MINI_CACHE_BLOCK_WR_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_FLUSH_AND_INVALIDATE_ROP_MINI_CACHE_BLOCK_WR_FORCE 0x00000001 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_FLUSH_AND_INVALIDATE_ROP_MINI_CACHE_BLOCK_WR__PROD 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_FLUSH_AND_INVALIDATE_ROP_MINI_CACHE_MEMBAR 22:22 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_FLUSH_AND_INVALIDATE_ROP_MINI_CACHE_MEMBAR_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_FLUSH_AND_INVALIDATE_ROP_MINI_CACHE_MEMBAR_FORCE 0x00000001 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_RSTR2D_BLIT_CORRAL_BLOCK_RD 23:23 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_RSTR2D_BLIT_CORRAL_BLOCK_RD_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_RSTR2D_BLIT_CORRAL_BLOCK_RD_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_RSTR2D_BLIT_CORRAL_MEMBAR 24:24 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_RSTR2D_BLIT_CORRAL_MEMBAR_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_RSTR2D_BLIT_CORRAL_MEMBAR_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_TWOD_MAPPING_SYNC_BLOCK_RD 25:25 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_TWOD_MAPPING_SYNC_BLOCK_RD_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_TWOD_MAPPING_SYNC_BLOCK_RD_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_TWOD_MAPPING_SYNC_BLOCK_WR 26:26 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_TWOD_MAPPING_SYNC_BLOCK_WR_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_TWOD_MAPPING_SYNC_BLOCK_WR_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_TWOD_MAPPING_SYNC_MEMBAR 27:27 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_TWOD_MAPPING_SYNC_MEMBAR_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_SYNC_CTRL0_TWOD_MAPPING_SYNC_MEMBAR_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM 0x00000070 /* RW-4R */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL 5:0 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_0 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_1 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_2 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_3 0x00000003 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_4 0x00000004 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_5 0x00000005 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_6 0x00000006 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_7 0x00000007 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_8 0x00000008 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_9 0x00000009 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_10 0x0000000a /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_11 0x0000000b /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_12 0x0000000c /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_13 0x0000000d /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_14 0x0000000e /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_15 0x0000000f /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_16 0x00000010 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_17 0x00000011 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_18 0x00000012 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_19 0x00000013 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_20 0x00000014 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_21 0x00000015 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_22 0x00000016 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_23 0x00000017 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_24 0x00000018 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_25 0x00000019 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_26 0x0000001a /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_27 0x0000001b /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_28 0x0000001c /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_29 0x0000001d /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_30 0x0000001e /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL_GRP_31 0x0000001f /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2 13:8 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_0 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_1 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_2 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_3 0x00000003 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_4 0x00000004 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_5 0x00000005 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_6 0x00000006 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_7 0x00000007 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_8 0x00000008 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_9 0x00000009 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_10 0x0000000a /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_11 0x0000000b /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_12 0x0000000c /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_13 0x0000000d /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_14 0x0000000e /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_15 0x0000000f /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_16 0x00000010 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_17 0x00000011 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_18 0x00000012 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_19 0x00000013 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_20 0x00000014 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_21 0x00000015 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_22 0x00000016 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_23 0x00000017 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_24 0x00000018 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_25 0x00000019 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_26 0x0000001a /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_27 0x0000001b /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_28 0x0000001c /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_29 0x0000001d /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_30 0x0000001e /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_GROUP_SEL2_GRP_31 0x0000001f /* RW--V */
|
|
#define NV_PBE_PRI_RRH_PPM_ENABLE 31:31 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_PPM_ENABLE_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_PPM_ENABLE_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_CG 0x00000074 /* RWE4R */
|
|
#define NV_PBE_PRI_RRH_CG_IDLE_CG_DLY_CNT 5:0 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_CG_IDLE_CG_DLY_CNT_HWINIT 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_CG_IDLE_CG_DLY_CNT__PROD 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_CG_IDLE_CG_EN 6:6 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_CG_IDLE_CG_EN_ENABLED 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_CG_IDLE_CG_EN_DISABLED 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_CG_IDLE_CG_EN__PROD 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_CG_STATE_CG_EN 7:7 /* */
|
|
#define NV_PBE_PRI_RRH_CG_STATE_CG_EN_ENABLED 0x00000001 /* */
|
|
#define NV_PBE_PRI_RRH_CG_STATE_CG_EN_DISABLED 0x00000000 /* */
|
|
#define NV_PBE_PRI_RRH_CG_STATE_CG_EN__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_RRH_CG_STALL_CG_DLY_CNT 13:8 /* */
|
|
#define NV_PBE_PRI_RRH_CG_STALL_CG_DLY_CNT_HWINIT 0x00000000 /* */
|
|
#define NV_PBE_PRI_RRH_CG_STALL_CG_DLY_CNT__PROD 0x00000002 /* */
|
|
#define NV_PBE_PRI_RRH_CG_STALL_CG_EN 14:14 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_CG_STALL_CG_EN_ENABLED 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_CG_STALL_CG_EN_DISABLED 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_CG_STALL_CG_EN__PROD 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_CG_QUIESCENT_CG_EN 15:15 /* */
|
|
#define NV_PBE_PRI_RRH_CG_QUIESCENT_CG_EN_ENABLED 0x00000001 /* */
|
|
#define NV_PBE_PRI_RRH_CG_QUIESCENT_CG_EN_DISABLED 0x00000000 /* */
|
|
#define NV_PBE_PRI_RRH_CG_QUIESCENT_CG_EN__PROD 0x00000001 /* */
|
|
#define NV_PBE_PRI_RRH_CG_WAKEUP_DLY_CNT 19:16 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_CG_WAKEUP_DLY_CNT_HWINIT 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_CG_WAKEUP_DLY_CNT__PROD 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_CG_THROT_CLK_CNT 23:20 /* */
|
|
#define NV_PBE_PRI_RRH_CG_THROT_CLK_CNT_FULLSPEED 0x0000000f /* */
|
|
#define NV_PBE_PRI_RRH_CG_THROT_CLK_CNT__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_RRH_CG_DI_DT_SKEW_VAL 27:24 /* */
|
|
#define NV_PBE_PRI_RRH_CG_DI_DT_SKEW_VAL_HWINIT 0x00000000 /* */
|
|
#define NV_PBE_PRI_RRH_CG_DI_DT_SKEW_VAL__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_RRH_CG_THROT_CLK_EN 28:28 /* */
|
|
#define NV_PBE_PRI_RRH_CG_THROT_CLK_EN_ENABLED 0x00000001 /* */
|
|
#define NV_PBE_PRI_RRH_CG_THROT_CLK_EN_DISABLED 0x00000000 /* */
|
|
#define NV_PBE_PRI_RRH_CG_THROT_CLK_EN__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_RRH_CG_THROT_CLK_SW_OVER 29:29 /* */
|
|
#define NV_PBE_PRI_RRH_CG_THROT_CLK_SW_OVER_EN 0x00000001 /* */
|
|
#define NV_PBE_PRI_RRH_CG_THROT_CLK_SW_OVER_DIS 0x00000000 /* */
|
|
#define NV_PBE_PRI_RRH_CG_THROT_CLK_SW_OVER__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_RRH_CG_PAUSE_CG_EN 30:30 /* */
|
|
#define NV_PBE_PRI_RRH_CG_PAUSE_CG_EN_ENABLED 0x00000001 /* */
|
|
#define NV_PBE_PRI_RRH_CG_PAUSE_CG_EN_DISABLED 0x00000000 /* */
|
|
#define NV_PBE_PRI_RRH_CG_PAUSE_CG_EN__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_RRH_CG_HALT_CG_EN 31:31 /* */
|
|
#define NV_PBE_PRI_RRH_CG_HALT_CG_EN_ENABLED 0x00000001 /* */
|
|
#define NV_PBE_PRI_RRH_CG_HALT_CG_EN_DISABLED 0x00000000 /* */
|
|
#define NV_PBE_PRI_RRH_CG_HALT_CG_EN__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_RRH_CG1 0x00000078 /* RWE4R */
|
|
#define NV_PBE_PRI_RRH_CG1_MONITOR_CG_EN 0:0 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_CG1_MONITOR_CG_EN_ENABLED 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_CG1_MONITOR_CG_EN_DISABLED 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_CG1_MONITOR_CG_EN__PROD 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_CG1_SLCG 16:1 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_CG1_SLCG_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_CG1_SLCG_DISABLED 0x0000FFFF /* RWE-V */
|
|
#define NV_PBE_PRI_RRH_CG1_SLCG__PROD 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG3 0x0000007C /* RWE4R */
|
|
#define NV_PBE_PRI_RRH_DEBUG3_HWW_SEMAACK_HOLDOFF_CYCLES 1:0 /* RWEVF */
|
|
#define NV_PBE_PRI_RRH_DEBUG3_HWW_SEMAACK_HOLDOFF_CYCLES_256 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG3_HWW_SEMAACK_HOLDOFF_CYCLES_1024 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG3_HWW_SEMAACK_HOLDOFF_CYCLES_4096 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG3_HWW_SEMAACK_HOLDOFF_CYCLES_16384 0x00000003 /* RW--V */
|
|
#define NV_PBE_PRI_RRH_DEBUG3_HWW_SEMAACK_HOLDOFF_CYCLES_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP 0x000000FF:0x00000080 /* RW--L */
|
|
#define NV_PBE_PRI_CROP_DEBUG1 0x00000080 /* RWI4R */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CRD_COND_READ 1:0 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CRD_COND_READ_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CRD_COND_READ_DISABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CRD_CREAD 3:2 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CRD_CREAD_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CRD_CREAD_FORCE_CREAD 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CRD_CREAD_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_KNOBS 7:5 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_KNOBS_INIT 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CACHE 11:11 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CACHE_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CACHE_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CACHE_INIT 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CACHE_RDSUPPRESS 12:12 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CACHE_RDSUPPRESS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CACHE_RDSUPPRESS_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CACHE_RDSUPPRESS_INIT 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CACHE_WRSUPPRESS 13:13 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CACHE_WRSUPPRESS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CACHE_WRSUPPRESS_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CACHE_WRSUPPRESS_INIT 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CACHE_CLEAR 16:15 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CACHE_CLEAR_ALL_BUNDLES_ALL_GLOBAL 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CACHE_CLEAR_FLUSHBUNDLES_ALL_GLOBAL 0x00000001 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_CACHE_CLEAR_INIT 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_WRITE_FULL_BE 29:29 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_WRITE_FULL_BE_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_WRITE_FULL_BE_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG1_WRITE_FULL_BE_INIT 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG2 0x00000084 /* RWI4R */
|
|
#define NV_PBE_PRI_CROP_DEBUG2_CACHE_ENTRY_ID_LIMIT 7:0 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG2_CACHE_ENTRY_ID_LIMIT_INIT 0x000000ff /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG2_ITERATED_BLEND_LOOP_LIMIT 17:15 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG2_ITERATED_BLEND_LOOP_LIMIT_ONE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG2_ITERATED_BLEND_LOOP_LIMIT_TWO 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG2_ITERATED_BLEND_LOOP_LIMIT_THREE 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG2_ITERATED_BLEND_LOOP_LIMIT_FOUR 0x00000003 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG2_ITERATED_BLEND_LOOP_LIMIT_FIVE 0x00000004 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG2_ITERATED_BLEND_LOOP_LIMIT_SIX 0x00000005 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG2_ITERATED_BLEND_LOOP_LIMIT_SEVEN 0x00000006 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG2_ITERATED_BLEND_LOOP_LIMIT_DISABLE 0x00000007 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG2_ITERATED_BLEND_LOOP_LIMIT_INIT 0x00000007 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG2_WR_OPT 29:29 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG2_WR_OPT_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG2_WR_OPT_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG2_WR_OPT_INIT 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3 0x00000088 /* RWI4R */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_BLENDOPT_KILL 0:0 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_BLENDOPT_KILL_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_BLENDOPT_KILL_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_BLENDOPT_READ_SUPPRESS 1:1 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_BLENDOPT_READ_SUPPRESS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_BLENDOPT_READ_SUPPRESS_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_BLENDOPT_FILL_OVERRIDE 2:2 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_BLENDOPT_FILL_OVERRIDE_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_BLENDOPT_FILL_OVERRIDE_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_C8_C16_DISABLE_COND_READ 4:3 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_C8_C16_DISABLE_COND_READ_NEVER 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_C8_C16_DISABLE_COND_READ_FOR_C8_1XAA 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_C8_C16_DISABLE_COND_READ_FOR_CLEAR 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_C8_C16_DISABLE_COND_READ_ALWAYS 0x00000003 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_ARITHMETIC_SUCCESS 6:6 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_ARITHMETIC_SUCCESS_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_ARITHMETIC_SUCCESS_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_REDUCTION_SUCCESS 7:7 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_REDUCTION_SUCCESS_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_REDUCTION_SUCCESS_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_ARITHMETIC_DISABLE 8:8 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_ARITHMETIC_DISABLE_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_ARITHMETIC_DISABLE_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_REDUCTION_DISABLE 9:9 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_REDUCTION_DISABLE_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_REDUCTION_DISABLE_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_PROCESS_REDUCED_DISABLE 10:10 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_PROCESS_REDUCED_DISABLE_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_PROCESS_REDUCED_DISABLE_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_BOTH_DISABLE 11:11 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_BOTH_DISABLE_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_BOTH_DISABLE_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_BLENDOPT_READ_SUPPRESS_TIE_UP 12:12 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_BLENDOPT_READ_SUPPRESS_TIE_UP_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_BLENDOPT_READ_SUPPRESS_TIE_UP_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_ZBC_DISABLE 13:13 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_ZBC_DISABLE_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_ZBC_DISABLE_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_CC_DISABLE 14:14 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_CC_DISABLE_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_CC_DISABLE_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_UCOMP_MIXED_DISABLE 15:15 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_UCOMP_MIXED_DISABLE_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_UCOMP_MIXED_DISABLE_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CROP_CC_TAGREL_TIMEOUT 23:20 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CROP_CC_TAGREL_TIMEOUT_128K 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CROP_CC_TAGREL_TIMEOUT_512K 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CROP_CC_TAGREL_TIMEOUT_2M 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CROP_CC_TAGREL_TIMEOUT_8M 0x00000003 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CROP_CC_TAGREL_TIMEOUT_32M 0x00000004 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CROP_CC_TAGREL_TIMEOUT_64M 0x00000005 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CROP_CC_TAGREL_TIMEOUT_128M 0x00000006 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CROP_CC_TAGREL_TIMEOUT_256M 0x00000007 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CROP_CC_TAGREL_TIMEOUT_512M 0x00000008 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CROP_CC_TAGREL_TIMEOUT_768M 0x00000009 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CROP_CC_TAGREL_TIMEOUT_1024M 0x0000000a /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CROP_CC_TAGREL_TIMEOUT_1536M 0x0000000b /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CROP_CC_TAGREL_TIMEOUT_2048M 0x0000000c /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CROP_CC_TAGREL_TIMEOUT_NEVER 0x0000000f /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CROP_CC_TAGREL_TIMEOUT_INIT 0x0000000c /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_REDUCTION_RATIO_IN_1XAA 25:24 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_REDUCTION_RATIO_IN_1XAA_4TO1 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_REDUCTION_RATIO_IN_1XAA_8TO1 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_REDUCTION_RATIO_IN_1XAA_INIT 0x00000002 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_TAG_FLUSH_CTL 27:26 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_TAG_FLUSH_CTL_ENTER_DECOMP_IN_PLACE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_TAG_FLUSH_CTL_CHANGE_DECOMP_IN_PLACE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_TAG_FLUSH_CTL_CHANGE_CLEAR_MODE 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_TAG_FLUSH_CTL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CACHE_HIT_FROM_OTHER_GPC_IGNORE 28:28 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CACHE_HIT_FROM_OTHER_GPC_IGNORE_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CACHE_HIT_FROM_OTHER_GPC_IGNORE_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_CACHE_HIT_FROM_OTHER_GPC_IGNORE_INIT 0x00000001 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_VDC_4TO2_DISABLE 31:31 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_VDC_4TO2_DISABLE_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_VDC_4TO2_DISABLE_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG3_COMP_VDC_4TO2_DISABLE_INIT 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG4 0x0000008C /* RWI4R */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_SRCPKTFIFO_REDUCE_DIV8 8:0 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_SRCPKTFIFO_REDUCE_DIV8_FULLSIZE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_SRCPKTFIFO_REDUCE_DIV8_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_HASHENTRIES_REDUCE_DIV8 17:9 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_HASHENTRIES_REDUCE_DIV8_FULLSIZE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_HASHENTRIES_REDUCE_DIV8_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_CLAMP_FP_BLEND 18:18 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_CLAMP_FP_BLEND_TO_INF 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_CLAMP_FP_BLEND_TO_MAXVAL 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_RMW_DISABLE_FORCE_ZERO 19:19 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_RMW_DISABLE_FORCE_ZERO_NO_FORCE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_RMW_DISABLE_FORCE_ZERO_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_PITCH_FORCE_DISALLOW_PLC 20:20 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_PITCH_FORCE_DISALLOW_PLC_NO_FORCE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_PITCH_FORCE_DISALLOW_PLC_FORCE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_RESET_DEBUG_COUNTERS_ON_GOIDLE 25:25 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_RESET_DEBUG_COUNTERS_ON_GOIDLE_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_RESET_DEBUG_COUNTERS_ON_GOIDLE_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_RESET_DEBUG_COUNTERS_ON_FPW 26:26 /* RWIVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_RESET_DEBUG_COUNTERS_ON_FPW_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG4_RESET_DEBUG_COUNTERS_ON_FPW_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM 0x00000094 /* RW-4R */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL 5:0 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP0 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP1 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP2 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP3 0x00000003 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP4 0x00000004 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP5 0x00000005 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP6 0x00000006 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP7 0x00000007 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP8 0x00000008 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP9 0x00000009 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP10 0x0000000A /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP11 0x0000000B /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP12 0x0000000C /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP13 0x0000000D /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP14 0x0000000E /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP15 0x0000000F /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP16 0x00000010 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP17 0x00000011 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP18 0x00000012 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP19 0x00000013 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP20 0x00000014 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP21 0x00000015 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP22 0x00000016 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP23 0x00000017 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP24 0x00000018 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP25 0x00000019 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP26 0x0000001A /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP27 0x0000001B /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP28 0x0000001C /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP29 0x0000001D /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP30 0x0000001E /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP31 0x0000001F /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP32 0x00000020 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP33 0x00000021 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP34 0x00000022 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP35 0x00000023 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP36 0x00000024 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP37 0x00000025 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP38 0x00000026 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP39 0x00000027 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP40 0x00000028 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP41 0x00000029 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP42 0x0000002A /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP43 0x0000002B /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP44 0x0000002C /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP45 0x0000002D /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP46 0x0000002E /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP47 0x0000002F /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP48 0x00000030 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP49 0x00000031 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP50 0x00000032 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP51 0x00000033 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP52 0x00000034 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP53 0x00000035 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP54 0x00000036 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP55 0x00000037 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP56 0x00000038 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP57 0x00000039 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP58 0x0000003A /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP59 0x0000003B /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP60 0x0000003C /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP61 0x0000003D /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP62 0x0000003E /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_STATIC_PATTERN_A55A_16_GROUP 0x0000003E /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_GRP63 0x0000003F /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_STATIC_PATTERN_5AA5_16_GROUP 0x0000003F /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2 13:8 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP0 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP1 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP2 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP3 0x00000003 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP4 0x00000004 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP5 0x00000005 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP6 0x00000006 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP7 0x00000007 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP8 0x00000008 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP9 0x00000009 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP10 0x0000000A /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP11 0x0000000B /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP12 0x0000000C /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP13 0x0000000D /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP14 0x0000000E /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP15 0x0000000F /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP16 0x00000010 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP17 0x00000011 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP18 0x00000012 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP19 0x00000013 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP20 0x00000014 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP21 0x00000015 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP22 0x00000016 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP23 0x00000017 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP24 0x00000018 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP25 0x00000019 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP26 0x0000001A /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP27 0x0000001B /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP28 0x0000001C /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP29 0x0000001D /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP30 0x0000001E /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP31 0x0000001F /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP32 0x00000020 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP33 0x00000021 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP34 0x00000022 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP35 0x00000023 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP36 0x00000024 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP37 0x00000025 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP38 0x00000026 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP39 0x00000027 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP40 0x00000028 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP41 0x00000029 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP42 0x0000002A /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP43 0x0000002B /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP44 0x0000002C /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP45 0x0000002D /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP46 0x0000002E /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP47 0x0000002F /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP48 0x00000030 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP49 0x00000031 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP50 0x00000032 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP51 0x00000033 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP52 0x00000034 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP53 0x00000035 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP54 0x00000036 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP55 0x00000037 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP56 0x00000038 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP57 0x00000039 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP58 0x0000003A /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP59 0x0000003B /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP60 0x0000003C /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP61 0x0000003D /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP62 0x0000003E /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_STATIC_PATTERN_A55A_16_GROUP 0x0000003E /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_GRP63 0x0000003F /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_STATIC_PATTERN_5AA5_16_GROUP 0x0000003F /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_GROUP_SEL2_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_ENABLE 31:31 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_PPM_ENABLE_DISABLE 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_PPM_ENABLE_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PPM_ENABLE_INIT 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_CG 0x00000098 /* RWE4R */
|
|
#define NV_PBE_PRI_CROP_CG_IDLE_CG_DLY_CNT 5:0 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_CG_IDLE_CG_DLY_CNT_HWINIT 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_CG_IDLE_CG_DLY_CNT__PROD 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_CG_IDLE_CG_EN 6:6 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_CG_IDLE_CG_EN_ENABLED 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_CG_IDLE_CG_EN_DISABLED 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_CG_IDLE_CG_EN__PROD 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_CG_STATE_CG_EN 7:7 /* */
|
|
#define NV_PBE_PRI_CROP_CG_STATE_CG_EN_ENABLED 0x00000001 /* */
|
|
#define NV_PBE_PRI_CROP_CG_STATE_CG_EN_DISABLED 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_CG_STATE_CG_EN__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_CG_STALL_CG_DLY_CNT 13:8 /* */
|
|
#define NV_PBE_PRI_CROP_CG_STALL_CG_DLY_CNT_HWINIT 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_CG_STALL_CG_DLY_CNT__PROD 0x00000002 /* */
|
|
#define NV_PBE_PRI_CROP_CG_STALL_CG_EN 14:14 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_CG_STALL_CG_EN_ENABLED 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_CG_STALL_CG_EN_DISABLED 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_CG_STALL_CG_EN__PROD 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_CG_QUIESCENT_CG_EN 15:15 /* */
|
|
#define NV_PBE_PRI_CROP_CG_QUIESCENT_CG_EN_ENABLED 0x00000001 /* */
|
|
#define NV_PBE_PRI_CROP_CG_QUIESCENT_CG_EN_DISABLED 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_CG_QUIESCENT_CG_EN__PROD 0x00000001 /* */
|
|
#define NV_PBE_PRI_CROP_CG_WAKEUP_DLY_CNT 19:16 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_CG_WAKEUP_DLY_CNT_HWINIT 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_CG_WAKEUP_DLY_CNT__PROD 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_CG_THROT_CLK_CNT 23:20 /* */
|
|
#define NV_PBE_PRI_CROP_CG_THROT_CLK_CNT_FULLSPEED 0x0000000f /* */
|
|
#define NV_PBE_PRI_CROP_CG_THROT_CLK_CNT__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_CG_DI_DT_SKEW_VAL 27:24 /* */
|
|
#define NV_PBE_PRI_CROP_CG_DI_DT_SKEW_VAL_HWINIT 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_CG_DI_DT_SKEW_VAL__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_CG_THROT_CLK_EN 28:28 /* */
|
|
#define NV_PBE_PRI_CROP_CG_THROT_CLK_EN_ENABLED 0x00000001 /* */
|
|
#define NV_PBE_PRI_CROP_CG_THROT_CLK_EN_DISABLED 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_CG_THROT_CLK_EN__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_CG_THROT_CLK_SW_OVER 29:29 /* */
|
|
#define NV_PBE_PRI_CROP_CG_THROT_CLK_SW_OVER_EN 0x00000001 /* */
|
|
#define NV_PBE_PRI_CROP_CG_THROT_CLK_SW_OVER_DIS 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_CG_THROT_CLK_SW_OVER__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_CG_PAUSE_CG_EN 30:30 /* */
|
|
#define NV_PBE_PRI_CROP_CG_PAUSE_CG_EN_ENABLED 0x00000001 /* */
|
|
#define NV_PBE_PRI_CROP_CG_PAUSE_CG_EN_DISABLED 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_CG_PAUSE_CG_EN__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_CG_HALT_CG_EN 31:31 /* */
|
|
#define NV_PBE_PRI_CROP_CG_HALT_CG_EN_ENABLED 0x00000001 /* */
|
|
#define NV_PBE_PRI_CROP_CG_HALT_CG_EN_DISABLED 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_CG_HALT_CG_EN__PROD 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_CG1 0x0000009C /* RWE4R */
|
|
#define NV_PBE_PRI_CROP_CG1_MONITOR_CG_EN 0:0 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_CG1_MONITOR_CG_EN_ENABLED 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_CG1_MONITOR_CG_EN_DISABLED 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_CG1_MONITOR_CG_EN__PROD 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_CG1_SLCG 16:1 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_CG1_SLCG_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_CG1_SLCG_DISABLED 0x0000FFFF /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_CG1_SLCG__PROD 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_STATUS1 0x000000A0 /* R--4R */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_STATUS 2:0 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_STATUS_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_STATUS_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_STATUS_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_STATUS_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_RETIRE_STATUS 5:3 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS1_RETIRE_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_RETIRE_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_RETIRE_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_RETIRE_STATUS_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_RETIRE_STATUS_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_RETIRE_STATUS_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_RETIRE_STATUS_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CSUB_STATUS 8:6 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CSUB_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CSUB_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CSUB_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CSUB_STATUS_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CSUB_STATUS_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CSUB_STATUS_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CSUB_STATUS_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_PIPE_STATUS 11:9 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS1_PIPE_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_PIPE_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_PIPE_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_PIPE_STATUS_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_PIPE_STATUS_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_PIPE_STATUS_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_PIPE_STATUS_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CWR_STATUS 14:12 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CWR_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CWR_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CWR_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CWR_STATUS_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CWR_STATUS_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CWR_STATUS_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CWR_STATUS_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_DECOMP_STATUS 16:15 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS1_DECOMP_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_DECOMP_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_DECOMP_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_DECOMP_STATUS_STALLED 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_COMP_STATUS 18:17 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS1_COMP_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_COMP_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_COMP_STATUS_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_COMP_STATUS_STALLED 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_BLEND_STATUS 19:19 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS1_BLEND_STATUS_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_BLEND_STATUS_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_IL_NIL_FIFO_STATE 20:20 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_IL_NIL_FIFO_STATE_FULL 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_IL_NIL_FIFO_STATE_HASROOM 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_SEMAACK_FIFO_STATE 21:21 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_SEMAACK_FIFO_STATE_FULL 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_SEMAACK_FIFO_STATE_HASROOM 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_WACKFIFO_STATE 22:22 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_WACKFIFO_STATE_FULL 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_WACKFIFO_STATE_HASROOM 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_CC_STATE 26:23 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_CC_STATE_IDLE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_CC_STATE_GLOBAL_FLUSH_IN_PROGRESS 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_CC_STATE_PASS_PKTS 0x0000000A /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_CC_STATE_PASS_BUNDLES 0x0000000B /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_CC_STATE_PASS_EARLY_QUADS 0x0000000C /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_TILE_IN_FLIGHT 27:27 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_TILE_IN_FLIGHT_FALSE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_TILE_IN_FLIGHT_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_TAG_TABLE_ACTION 30:28 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_TAG_TABLE_ACTION_NRNL 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_TAG_TABLE_ACTION_NRNL_1 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_TAG_TABLE_ACTION_NRNM 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_TAG_TABLE_ACTION_NRTM 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_TAG_TABLE_ACTION_TRNL 0x00000004 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_TAG_TABLE_ACTION_TRNL_1 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_TAG_TABLE_ACTION_TRNM 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_TAG_TABLE_ACTION_TRTM 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_WAITING_FOR_FLUSH 31:31 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_WAITING_FOR_FLUSH_FALSE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS1_CRD_WAITING_FOR_FLUSH_TRUE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS2 0x000000A4 /* R--4R */
|
|
#define NV_PBE_PRI_CROP_STATUS2_TOP 2:0 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS2_TOP_EMPTY 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS2_TOP_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS2_TOP_PAUSED 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS2_TOP_QUIESCENT 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS2_TOP_STALLED 0x00000005 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS2_TOP_FAULTED 0x00000006 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS2_TOP_HALTED 0x00000007 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS2_TAGS_IN_USE_COUNT 12:3 /* R-XUF */
|
|
#define NV_PBE_PRI_CROP_STATUS2_ILQUEUE_ENTRY_COUNT 22:13 /* R-XUF */
|
|
#define NV_PBE_PRI_CROP_STATUS2_CSUB_ENTRY_COUNT 31:23 /* R-XUF */
|
|
#define NV_PBE_PRI_CROP_STATUS3 0x000000A8 /* R--4R */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_RED_PREFETCH_ILOCK 0:0 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_RED_PREFETCH_ILOCK_NONE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_RED_PREFETCH_ILOCK_STALLED 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_WAIT_FOR_RDAT 1:1 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_WAIT_FOR_RDAT_NONE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_WAIT_FOR_RDAT_STALLED 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_SAMPLE_CONFLICT_ILOCK 2:2 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_SAMPLE_CONFLICT_ILOCK_NONE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_SAMPLE_CONFLICT_ILOCK_STALLED 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_SURFACE_KIND 3:3 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_SURFACE_KIND_BL 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_SURFACE_KIND_PITCH 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_S0_STATE 5:4 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_S0_STATE_FIRST_OF_TILE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_S0_STATE_FIRST_OF_QUAD 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_S0_STATE_EXPAND_QUAD 0x00000002 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_S0_STATE_CUM_FILL 0x00000003 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CWR_RETIRE_QUEUE 7:7 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CWR_RETIRE_QUEUE_HASROOM 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CWR_RETIRE_QUEUE_FULL 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_INT_COMPUTE_ILOCK 8:8 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_INT_COMPUTE_ILOCK_NONE 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS3_CPROC_INT_COMPUTE_ILOCK_STALLED 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_STATUS3_VALID_CACHETILES_COUNT 14:9 /* R-XUF */
|
|
#define NV_PBE_PRI_CROP_STATUS3_SPARE 31:15 /* R-XVF */
|
|
#define NV_PBE_PRI_CROP_STATUS3_SPARE_DEFAULT 0x00000000 /* R---V */
|
|
#define NV_PBE_PRI_CROP_DEBUG_COUNT_REQUESTS 0x000000AC /* R-E4R */
|
|
#define NV_PBE_PRI_CROP_DEBUG_COUNT_REQUESTS_CRD2RRH_V 18:0 /* R-EVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG_COUNT_REQUESTS_CRD2RRH_V_NONE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG_COUNT_REQUESTS_CWR2RRH_PACKETS_V 31:19 /* R-EVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG_COUNT_REQUESTS_CWR2RRH_PACKETS_V_NONE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG_COUNT_RESPONSES 0x000000B0 /* R-E4R */
|
|
#define NV_PBE_PRI_CROP_DEBUG_COUNT_RESPONSES_RRH2CRD_RDAT_PACKETS_V 18:0 /* R-EVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG_COUNT_RESPONSES_RRH2CRD_RDAT_PACKETS_V_NONE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_CROP_DEBUG_COUNT_RESPONSES_RRH2CWR_ACKS_V 31:19 /* R-EVF */
|
|
#define NV_PBE_PRI_CROP_DEBUG_COUNT_RESPONSES_RRH2CWR_ACKS_V_NONE 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR 0x000000BC /* RWE4R */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CRD_DEAD_TAGS 0:0 /* R-EVF */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CRD_DEAD_TAGS_VIOL_NOT_PENDING 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CRD_DEAD_TAGS_VIOL_PENDING 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CRD_CACHE_HIT_FROM_OTHER_GPC 1:1 /* R-EVF */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CRD_CACHE_HIT_FROM_OTHER_GPC_VIOL_NOT_PENDING 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CRD_CACHE_HIT_FROM_OTHER_GPC_VIOL_PENDING 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CRD_LONG_WAIT_ON_FREE_TAGS 2:2 /* R-EVF */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CRD_LONG_WAIT_ON_FREE_TAGS_VIOL_NOT_PENDING 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CRD_LONG_WAIT_ON_FREE_TAGS_VIOL_PENDING 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CRD_LONG_WAIT_ON_WRITEACK 3:3 /* R-EVF */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CRD_LONG_WAIT_ON_WRITEACK_VIOL_NOT_PENDING 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CRD_LONG_WAIT_ON_WRITEACK_VIOL_PENDING 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CRD_NO_FREE_CLEAN_CACHE_ENTRY 4:4 /* R-EVF */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CRD_NO_FREE_CLEAN_CACHE_ENTRY_VIOL_NOT_PENDING 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CRD_NO_FREE_CLEAN_CACHE_ENTRY_VIOL_PENDING 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CRD_L2ACK_BUT_WACKFIFO_EMPTY 5:5 /* R-EVF */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CRD_L2ACK_BUT_WACKFIFO_EMPTY_VIOL_NOT_PENDING 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CRD_L2ACK_BUT_WACKFIFO_EMPTY_VIOL_PENDING 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CPROC_LONG_WAIT_ON_RDAT 6:6 /* R-EVF */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CPROC_LONG_WAIT_ON_RDAT_VIOL_NOT_PENDING 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CPROC_LONG_WAIT_ON_RDAT_VIOL_PENDING 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_BLEND_FP32_NO_CHANNEL_EN 7:7 /* R-EVF */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_BLEND_FP32_NO_CHANNEL_EN_VIOL_NOT_PENDING 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_BLEND_FP32_NO_CHANNEL_EN_VIOL_PENDING 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_BLEND_SKID 8:8 /* R-EVF */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_BLEND_SKID_VIOL_NOT_PENDING 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_BLEND_SKID_VIOL_PENDING 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CWR_NO_EOCP_BW_TILES 9:9 /* R-EVF */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CWR_NO_EOCP_BW_TILES_VIOL_NOT_PENDING 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_CWR_NO_EOCP_BW_TILES_VIOL_PENDING 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_BLKACTIVITY_ERROR 10:10 /* R-EVF */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_BLKACTIVITY_ERROR_VIOL_NOT_PENDING 0x00000000 /* R-E-V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_BLKACTIVITY_ERROR_VIOL_PENDING 0x00000001 /* R---V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_RESET 30:30 /* -WEVF */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_RESET_INACTIVE 0x00000000 /* -WE-V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_RESET_ACTIVE 0x00000001 /* -W--T */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_EN 31:31 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_EN_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_EN_ENABLE 0x00000001 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_HWW_ESR_EN_INIT 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF 0x000000C0 /* RWE4R */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE 4:0 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_FULLSPEED 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_03125 0x0000001f /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_06250 0x0000001e /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_09375 0x0000001d /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_12500 0x0000001c /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_15625 0x0000001b /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_18750 0x0000001a /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_21875 0x00000019 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_25000 0x00000018 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_28125 0x00000017 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_31250 0x00000016 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_34375 0x00000015 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_37500 0x00000014 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_40625 0x00000013 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_43750 0x00000012 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_46875 0x00000011 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_50000 0x00000010 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_53125 0x0000000f /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_56250 0x0000000e /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_59375 0x0000000d /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_62500 0x0000000c /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_65625 0x0000000b /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_68750 0x0000000a /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_71875 0x00000009 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_75000 0x00000008 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_78125 0x00000007 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_81250 0x00000006 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_84375 0x00000005 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_87500 0x00000004 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_90625 0x00000003 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_93750 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_PERF_THROTTLE_PIPE_0_96875 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK 0x000000C4 /* RW-4R */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0xF /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED 0x0000000C /* RW--V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL "ba" /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED_FUSE0 0xF /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED_FUSE1 0xC /* RW--V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000F /* RW--V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACTIVITY_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000FFFFF /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_A 0x000000C8 /* RW-4R */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_A__PRIV_LEVEL_MASK 0x000000C4 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_A_INTERCEPT 9:0 /* RWBVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_A_INTERCEPT_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_A_WT_1 19:10 /* RWBVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_A_WT_1_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_A_WT_2 29:20 /* RWBVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_A_WT_2_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_B 0x000000CC /* RW-4R */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_B__PRIV_LEVEL_MASK 0x000000C4 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_B_WT_3 9:0 /* RWBVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_B_WT_3_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_B_WT_4 19:10 /* RWBVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_B_WT_4_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_B_WT_5 29:20 /* RWBVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_B_WT_5_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_C 0x000000D0 /* RW-4R */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_C__PRIV_LEVEL_MASK 0x000000C4 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_C_WT_6 9:0 /* RWBVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_C_WT_6_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_C_WT_7 19:10 /* RWBVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_C_WT_7_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_C_WT_8 29:20 /* RWBVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_C_WT_8_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_D 0x000000D4 /* RW-4R */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_D__PRIV_LEVEL_MASK 0x000000C4 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_D_WT_9 9:0 /* RWBVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_D_WT_9_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_D_WT_10 19:10 /* RWBVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_D_WT_10_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_D_WT_11 29:20 /* RWBVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_D_WT_11_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_E 0x000000D8 /* RW-4R */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_E__PRIV_LEVEL_MASK 0x000000C4 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_E_WT_12 9:0 /* RWBVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_E_WT_12_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_E_WT_13 19:10 /* RWBVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_E_WT_13_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_E_WT_14 29:20 /* RWBVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_E_WT_14_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_F 0x000000DC /* RW-4R */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_F__PRIV_LEVEL_MASK 0x000000C4 /* */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_F_WT_15 9:0 /* RWBVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_F_WT_15_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_F_WT_16 19:10 /* RWBVF */
|
|
#define NV_PBE_PRI_CROP_BLK_ACT_F_WT_16_INIT 0x00000000 /* RWB-V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP 0x000000E0 /* RWE4R */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL 4:0 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP0 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP1 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP2 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP3 0x00000003 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP4 0x00000004 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP5 0x00000005 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP6 0x00000006 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP7 0x00000007 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP8 0x00000008 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP9 0x00000009 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP10 0x0000000A /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP11 0x0000000B /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP12 0x0000000C /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP13 0x0000000D /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP14 0x0000000E /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP15 0x0000000F /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP16 0x00000010 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP17 0x00000011 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP18 0x00000012 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP19 0x00000013 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP20 0x00000014 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP21 0x00000015 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP22 0x00000016 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP23 0x00000017 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP24 0x00000018 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP25 0x00000019 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP26 0x0000001A /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP27 0x0000001B /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP28 0x0000001C /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP29 0x0000001D /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP30 0x0000001E /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_GRP31 0x0000001F /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_PART2_SEL 5:5 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_PART2_SEL_DECOMP 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_PART2_SEL_COMP 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_SPARE 7:6 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_PM_SEL_SPARE_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL 12:8 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP0 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP1 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP2 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP3 0x00000003 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP4 0x00000004 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP5 0x00000005 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP6 0x00000006 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP7 0x00000007 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP8 0x00000008 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP9 0x00000009 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP10 0x0000000A /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP11 0x0000000B /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP12 0x0000000C /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP13 0x0000000D /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP14 0x0000000E /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP15 0x0000000F /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP16 0x00000010 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP17 0x00000011 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP18 0x00000012 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP19 0x00000013 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP20 0x00000014 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP21 0x00000015 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP22 0x00000016 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP23 0x00000017 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP24 0x00000018 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP25 0x00000019 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP26 0x0000001A /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP27 0x0000001B /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP28 0x0000001C /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP29 0x0000001D /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP30 0x0000001E /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_GRP31 0x0000001F /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_PART2_SEL 13:13 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_PART2_SEL_DECOMP 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_PART2_SEL_COMP 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_SPARE 15:14 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_TRIGGER_SEL_SPARE_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_SUBUNIT_SEL 18:16 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_SUBUNIT_SEL_CRD 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_SUBUNIT_SEL_CRD_CACHE_CTRL 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_SUBUNIT_SEL_PIPE 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_SUBUNIT_SEL_PIPE_BLEND 0x00000003 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_SUBUNIT_SEL_CWR 0x00000004 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_SUBUNIT_SEL_COMP_DECOMP 0x00000005 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_SPARE 31:19 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_GROUP_SPARE_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_TRIGGER 0x000000E4 /* RWE4R */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_TRIGGER_MASK 15:0 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_TRIGGER_MASK_NONE 0x0000ffff /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_TRIGGER_VALUE 31:16 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_DEBUGPORT_TRIGGER_VALUE_ZERO 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_SETTINGS 0x000000E8 /* RWE4R */
|
|
#define NV_PBE_PRI_CROP_SETTINGS_BLENDER_LANA_OPT 5:4 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_SETTINGS_BLENDER_LANA_OPT_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_SETTINGS_BLENDER_LANA_OPT_ONE_ONLY 0x00000001 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_SETTINGS_BLENDER_LANA_OPT_TWO_ONLY 0x00000002 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_SETTINGS_BLENDER_LANA_OPT_ENABLED 0x00000003 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_ZBC_INDEX 0x000000B4 /* RWE4R */
|
|
#define NV_PBE_PRI_CROP_ZBC_INDEX_ADDRESS 4:0 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_ZBC_INDEX_ADDRESS_RESERVED 0x00000000 /* RW--V */
|
|
#define NV_PBE_PRI_CROP_ZBC_INDEX_ADDRESS_MIN 0x00000001 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_ZBC_INDEX_ADDRESS_MAX 0x0000001E /* RW--V */
|
|
#define NV_PBE_PRI_CROP_ZBC_INDEX_ADDRESS_NUM_LEGAL_INDICES_MINUS_ONE 0x0000001D /* RW--V */
|
|
#define NV_PBE_PRI_CROP_ZBC_COLOR_CLEAR_VALUE_0 0x000000EC /* RWE4R */
|
|
#define NV_PBE_PRI_CROP_ZBC_COLOR_CLEAR_VALUE_0_V 31:0 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_ZBC_COLOR_CLEAR_VALUE_0_V_ZERO 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_ZBC_COLOR_CLEAR_VALUE_1 0x000000F0 /* RWE4R */
|
|
#define NV_PBE_PRI_CROP_ZBC_COLOR_CLEAR_VALUE_1_V 31:0 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_ZBC_COLOR_CLEAR_VALUE_1_V_ZERO 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_ZBC_COLOR_CLEAR_VALUE_2 0x000000F4 /* RWE4R */
|
|
#define NV_PBE_PRI_CROP_ZBC_COLOR_CLEAR_VALUE_2_V 31:0 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_ZBC_COLOR_CLEAR_VALUE_2_V_ZERO 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_ZBC_COLOR_CLEAR_VALUE_3 0x000000F8 /* RWE4R */
|
|
#define NV_PBE_PRI_CROP_ZBC_COLOR_CLEAR_VALUE_3_V 31:0 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_ZBC_COLOR_CLEAR_VALUE_3_V_ZERO 0x00000000 /* RWE-V */
|
|
#define NV_PBE_PRI_CROP_ZBC_VALID_FLAGS 0x000000FC /* RWE4R */
|
|
#define NV_PBE_PRI_CROP_ZBC_VALID_FLAGS_V 31:0 /* RWEVF */
|
|
#define NV_PBE_PRI_CROP_ZBC_VALID_FLAGS_V_ALL_INVALID 0x00000000 /* RWE-V */
|
|
#endif // __ga102_dev_rop_h__
|