Franscobec/gpufetch
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

[v0.11] Adding most of Gen9/9.5 iGPUs to database

Browse Source
This commit is contained in:
Dr-Noob
2021-11-27 11:10:01 +01:00
parent 8740337145
commit 8db60b614d
4 changed files with 78 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

24
src/intel/chips.hpp
View File

@@ -7,7 +7,29 @@ typedef uint32_t GPUCHIP;
enum {
CHIP_UNKNOWN_INTEL,
CHIP_UHDG_620,
// Gen9
CHIP_HD_510,
CHIP_HD_515,
CHIP_HD_520,
CHIP_HD_530,
CHIP_HD_P530,
CHIP_HD_540,
CHIP_HD_550,
CHIP_IRIS_P555,
CHIP_IRIS_580,
CHIP_IRIS_P580,
// Gen9.5
CHIP_UHD_600,
CHIP_UHD_605,
CHIP_UHD_620,
CHIP_UHD_630,
CHIP_HD_610,
CHIP_HD_615,
CHIP_HD_620,
CHIP_HD_630,
CHIP_HD_P630,
CHIP_IRISP_640,
CHIP_IRISP_650,
};
#endif

2
src/intel/intel.cpp
View File

@@ -9,8 +9,6 @@
struct gpu_info* get_gpu_info_intel() {
struct gpu_info* gpu = (struct gpu_info*) emalloc(sizeof(struct gpu_info));
const char* name = "UHD Graphics XXX";
gpu->vendor = GPU_VENDOR_INTEL;
struct pci_dev *devices = get_pci_devices_from_pciutils();

39
src/intel/pci.cpp
View File

@@ -10,8 +10,45 @@
else if (pci->device_id == id) return chip;
#define CHECK_PCI_END else { printBug("TODOO"); return CHIP_UNKNOWN_INTEL; }
/*
* https://github.com/mesa3d/mesa/blob/main/include/pci_ids/i965_pci_ids.h
*/
GPUCHIP get_chip_from_pci(struct pci* pci) {
CHECK_PCI_START
CHECK_PCI(pci, 0x5917, CHIP_UHDG_620)
// Gen9
CHECK_PCI(pci, 0x1902, CHIP_HD_510)
CHECK_PCI(pci, 0x1906, CHIP_HD_510)
CHECK_PCI(pci, 0x190B, CHIP_HD_510)
CHECK_PCI(pci, 0x191E, CHIP_HD_515)
CHECK_PCI(pci, 0x1916, CHIP_HD_520)
CHECK_PCI(pci, 0x1921, CHIP_HD_520)
CHECK_PCI(pci, 0x1912, CHIP_HD_530)
CHECK_PCI(pci, 0x191B, CHIP_HD_530)
CHECK_PCI(pci, 0x191D, CHIP_HD_P530)
/*CHECK_PCI(pci, 0x5917, CHIP_HD_540)
CHECK_PCI(pci, 0x5917, CHIP_HD_550)
CHECK_PCI(pci, 0x5917, CHIP_HD_P555)
CHECK_PCI(pci, 0x5917, CHIP_HD_580)
CHECK_PCI(pci, 0x5917, CHIP_HD_P580)*/
// Gen9.5
CHECK_PCI(pci, 0x3185, CHIP_UHD_600)
CHECK_PCI(pci, 0x3184, CHIP_UHD_605)
CHECK_PCI(pci, 0x5917, CHIP_UHD_620)
CHECK_PCI(pci, 0x3E91, CHIP_UHD_630)
CHECK_PCI(pci, 0x3E92, CHIP_UHD_630)
CHECK_PCI(pci, 0x3E98, CHIP_UHD_630)
CHECK_PCI(pci, 0x3E9B, CHIP_UHD_630)
CHECK_PCI(pci, 0x9BC5, CHIP_UHD_630)
CHECK_PCI(pci, 0x9BC8, CHIP_UHD_630)
CHECK_PCI(pci, 0x5902, CHIP_HD_610)
CHECK_PCI(pci, 0x5906, CHIP_HD_610)
CHECK_PCI(pci, 0x590B, CHIP_HD_610)
CHECK_PCI(pci, 0x591E, CHIP_HD_615)
CHECK_PCI(pci, 0x5912, CHIP_HD_630)
CHECK_PCI(pci, 0x591B, CHIP_HD_630)
CHECK_PCI(pci, 0x591A, CHIP_HD_P630)
CHECK_PCI(pci, 0x591D, CHIP_HD_P630)
CHECK_PCI(pci, 0x5926, CHIP_IRISP_640)
CHECK_PCI(pci, 0x5927, CHIP_IRISP_650)
CHECK_PCI_END
}

18
src/intel/uarch.cpp
View File

@@ -40,7 +40,23 @@ void fill_uarch(struct uarch* arch, char const *str, MICROARCH u, uint32_t proce
void map_chip_to_uarch(struct uarch* arch) {
CHECK_UARCH_START
CHECK_UARCH(arch, CHIP_UHDG_620, "UHD Graphics 620", UARCH_GEN9_5, 14)
// Gen9
CHECK_UARCH(arch, CHIP_HD_510, "HD Graphics 510", UARCH_GEN9, 14)
CHECK_UARCH(arch, CHIP_HD_515, "HD Graphics 515", UARCH_GEN9, 14)
CHECK_UARCH(arch, CHIP_HD_520, "HD Graphics 520", UARCH_GEN9, 14)
CHECK_UARCH(arch, CHIP_HD_530, "HD Graphics 530", UARCH_GEN9, 14)
CHECK_UARCH(arch, CHIP_HD_P530, "HD Graphics P530", UARCH_GEN9, 14)
// Gen9.5
CHECK_UARCH(arch, CHIP_UHD_600, "UHD Graphics 600", UARCH_GEN9_5, 14)
CHECK_UARCH(arch, CHIP_UHD_605, "UHD Graphics 605", UARCH_GEN9_5, 14)
CHECK_UARCH(arch, CHIP_UHD_620, "UHD Graphics 620", UARCH_GEN9_5, 14)
CHECK_UARCH(arch, CHIP_UHD_630, "UHD Graphics 630", UARCH_GEN9_5, 14)
CHECK_UARCH(arch, CHIP_HD_610, "HD Graphics 610", UARCH_GEN9_5, 14)
CHECK_UARCH(arch, CHIP_HD_615, "HD Graphics 615", UARCH_GEN9_5, 14)
CHECK_UARCH(arch, CHIP_HD_630, "HD Graphics 630", UARCH_GEN9_5, 14)
CHECK_UARCH(arch, CHIP_HD_P630, "HD Graphics P630", UARCH_GEN9_5, 14)
CHECK_UARCH(arch, CHIP_IRISP_640, "Iris(R) Plus Graphics 640", UARCH_GEN9_5, 14)
CHECK_UARCH(arch, CHIP_IRISP_640, "Iris(R) Plus Graphics 650", UARCH_GEN9_5, 14)
CHECK_UARCH_END
}