10552 lines
1.0 MiB
10552 lines
1.0 MiB
/* _NVRM_COPYRIGHT_BEGIN_
|
|
*
|
|
* Copyright 2003-2016 by NVIDIA Corporation. All rights reserved. All
|
|
* information contained herein is proprietary and confidential to NVIDIA
|
|
* Corporation. Any use, reproduction, or disclosure without the written
|
|
* permission of NVIDIA Corporation is prohibited.
|
|
*
|
|
* _NVRM_COPYRIGHT_END_
|
|
*/
|
|
|
|
#ifndef __ga102_dev_hshub_SW_h__
|
|
#define __ga102_dev_hshub_SW_h__
|
|
/* This file is autogenerated. Do not edit */
|
|
#define NV_PFB_HSHUB(dev) 0x00004fff+(dev)*8192:0x00004000+(dev)*8192 /* RW--D */
|
|
#define NV_PFB_HSHUB__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_ATOM_SIZE 0x00001000 /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_ATOM_SIZE_LG2 0x0000000c /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_SWIZID_MASK_0 0x00000603 /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_SWIZID_MASK_1 0x00000423 /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_SWIZID_MASK_2 0x00000621 /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_SWIZID_MASK_3 0x0000040b /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_SWIZID_MASK_4 0x00000429 /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_SWIZID_MASK_5 0x000004a1 /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_SWIZID_MASK_6 0x00000681 /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_SWIZID_MASK_7 0x00000407 /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_SWIZID_MASK_8 0x0000040d /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_SWIZID_MASK_9 0x00000419 /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_SWIZID_MASK_10 0x00000431 /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_SWIZID_MASK_11 0x00000461 /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_SWIZID_MASK_12 0x000004c1 /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_SWIZID_MASK_13 0x00000581 /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_SWIZID_MASK_14 0x00000701 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL 0x00000080 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL_BLOCK_EN_CMD 0:0 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL_BLOCK_EN_CMD_UNARMED 0x00000000 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL_BLOCK_EN_CMD_ARMED 0x00000001 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL_BLOCK_EN_CMD_INIT 0x00000000 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL_BLOCK_EN_STATUS 1:1 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL_BLOCK_EN_STATUS_BUSY 0x00000000 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL_BLOCK_EN_STATUS_ACKED 0x00000001 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL_BLOCK_EN_STATUS_INIT 0x00000000 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL_BLOCK_INTR_STAT 2:2 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL_BLOCK_INTR_STAT_NOT_ASSERTED 0x00000000 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL_BLOCK_INTR_STAT_ASSERTED 0x00000001 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL_BLOCK_INTR_STAT_INIT 0x00000000 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL_INTR_OVERRIDE_VAL 3:3 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL_INTR_OVERRIDE_VAL_FALSE 0x00000000 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL_INTR_OVERRIDE_VAL_TRUE 0x00000001 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL_INTR_OVERRIDE_VAL_INIT 0x00000000 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL_OUTSTANDING_REQ 31:16 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_CTRL_OUTSTANDING_REQ_INIT 0x00000000 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_DEBUG0 0x00000084 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_DEBUG0_OP 4:0 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_DEBUG0_OP_INIT 0x00000000 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_DEBUG0_RD 5:5 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_DEBUG0_RD_INIT 0x00000000 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_DEBUG0_ADR_LO 31:6 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_DEBUG0_ADR_LO_INIT 0x00000000 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_DEBUG1 0x00000088 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_DEBUG1_ADR_HI 13:0 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_DEBUG1_ADR_HI_INIT 0x00000000 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_DEBUG1_SUBID 21:14 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_DEBUG1_SUBID_INIT 0x00000000 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_DEBUG1_WID 24:22 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_DEBUG1_WID_INIT 0x00000000 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_DEBUG1_SZ 28:25 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_DEBUG1_SZ_INIT 0x00000000 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_DEBUG1_NVL_ID 31:29 /* */
|
|
#define NV_PFB_HSHUB_SYS_FB_BLOCKER_DEBUG1_NVL_ID_INIT 0x00000000 /* */
|
|
#define NV_PFB_HSHUB_HSH2NVLTL_XV_UPPER_ADDR 0x00000844 /* */
|
|
#define NV_PFB_HSHUB_HSH2NVLTL_XV_UPPER_ADDR_ADR_63_40 23:0 /* */
|
|
#define NV_PFB_HSHUB_HSH2NVLTL_XV_UPPER_ADDR_ADR_63_40_INIT 0x00000000 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK(dev) (0x00004c50+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL "pfb_hshub_nvl_cfg" /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED_FUSE0 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED_FUSE1 0xc /* RW--V */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_NVL_CFG_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0xfffff /* RWE-V */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK(dev) (0x00004c54+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL "pfb_hshub_ltc_cfg" /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED_FUSE0 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED_FUSE1 0xc /* RW--V */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_LTC_CFG_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0xfffff /* RWE-V */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_BOTTOM(dev) (0x00004c34+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_BOTTOM__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_BOTTOM_PER_SLICE 19:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_BOTTOM_PER_SLICE_INIT 0x00000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_MIDDLE(dev) (0x00004c38+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_MIDDLE__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_MIDDLE_PER_SLICE 19:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_MIDDLE_PER_SLICE_INIT 0x00000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_BOUNDARY_CFG0(dev) (0x00004c3c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_BOUNDARY_CFG0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_BOUNDARY_CFG0_VAL 10:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_MEM_PARTITION_BOUNDARY_CFG0_VAL_INIT 0x603 /* RWE-V */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS(dev) (0x00004c20+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS__PRIV_LEVEL_MASK(dev) (0x00004c54+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS_V 4:0 /* RWIVF */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS_V_INIT 0x01 /* RWI-V */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS_COUNT 4:0 /* RW-VF */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS_USE_NVLINK 23:16 /* RWIVF */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS_USE_NVLINK_INIT 0x00 /* RWI-V */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS_USE_NVLINK_PEER(i) ((i)+16):((i)+16) /* */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS_USE_NVLINK_PEER__SIZE_1 8 /* */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS_USE_NVLINK_PEER_ENABLED 0x1 /* */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS_USE_NVLINK_PEER_DISABLED 0x0 /* */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS_NVLINK_PEER_THROUGH_L2 24:24 /* RWIVF */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS_NVLINK_PEER_THROUGH_L2_INIT 0x0 /* RWI-V */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS_HUB_SYS_ATOMIC_MODE 25:25 /* RWIVF */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS_HUB_SYS_ATOMIC_MODE_USE_READ 0x0 /* RWI-V */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS_HUB_SYS_ATOMIC_MODE_USE_RMW 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS_HUB_SYS_NCOH_ATOMIC_MODE 26:26 /* RWIVF */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS_HUB_SYS_NCOH_ATOMIC_MODE_USE_READ 0x0 /* RWI-V */
|
|
#define NV_PFB_HSHUB_NUM_ACTIVE_LTCS_HUB_SYS_NCOH_ATOMIC_MODE_FOLLOW_COH 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_COMMON_DBG(dev) (0x00004c30+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_COMMON_DBG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_COMMON_DBG_ACTIVE_SLICES_PER_LTC 2:0 /* R-EVF */
|
|
#define NV_PFB_HSHUB_COMMON_DBG_ACTIVE_SLICES_PER_LTC_INIT 0x4 /* R-E-V */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP(dev,i) (0x00004c58+(dev)*8192+(i)*4) /* RW-4A */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP__SIZE_2 1 /* */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP__PRIV_LEVEL_MASK(dev) (0x00004c50+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK(j) (3+(j)*4):((j)*4) /* */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK__SIZE_1 4 /* */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK_INIT(k) (k) /* */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK_INIT__SIZE_1 4 /* */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK_NONE 0xf /* */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK0 3:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK0_NONE 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK0_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK1 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK1_NONE 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK1_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK2 11:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK2_NONE 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK2_INIT 0x2 /* RWE-V */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK3 15:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK3_NONE 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK3_INIT 0x3 /* RWE-V */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK4 19:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK4_NONE 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK4_INIT 0x4 /* RWE-V */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK5 23:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK5_NONE 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_LOG2PHY_NVLPORTMAP_CFG0_GROUP_LINK5_INIT 0x5 /* RWE-V */
|
|
#define NV_PFB_HSHUB_HSHNVLMUX_CONFIG(dev) (0x00004c60+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_HSHNVLMUX_CONFIG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_HSHNVLMUX_CONFIG_MUX_SELECT(j) (j):(j) /* */
|
|
#define NV_PFB_HSHUB_HSHNVLMUX_CONFIG_MUX_SELECT__SIZE_1 4 /* */
|
|
#define NV_PFB_HSHUB_HSHNVLMUX_CONFIG_MUX_SELECT_1TO1 0x0 /* */
|
|
#define NV_PFB_HSHUB_HSHNVLMUX_CONFIG_MUX_SELECT_SWIZZLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_HSHNVLMUX_CONFIG_MUX_SEL 31:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_HSHNVLMUX_CONFIG_MUX_SEL_DEFAULT 0x00000000 /* RW--V */
|
|
#define NV_PFB_HSHUB_HSHNVLMUX_CONFIG_MUX_SEL_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_SRIOV_CONFIG(dev) (0x00004c64+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_SRIOV_CONFIG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_SRIOV_CONFIG_SUPPORTED_SLAVE_GFID 5:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_SRIOV_CONFIG_SUPPORTED_SLAVE_GFID_INIT 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_SRIOV_CONFIG_SLAVE_CHECK 7:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_SRIOV_CONFIG_SLAVE_CHECK_DISABLE 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_SRIOV_CONFIG_SLAVE_CHECK_ENABLE 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_SRIOV_CONFIG_SLAVE_CHECK_ALWAYS_FAIL 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_SRIOV_CONFIG_SLAVE_CHECK_RESERVED 0x3 /* RW--V */
|
|
#define NV_PFB_HSHUB_SRIOV_CONFIG_SLAVE_CHECK_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRG_CONFIG(dev) (0x00004c7c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_PRG_CONFIG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PRG_CONFIG_POST_TURING 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRG_CONFIG_POST_TURING_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRG_CONFIG_POST_TURING_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRG_CONFIG_NUM_HSHUBS 2:1 /* R-EVF */
|
|
#define NV_PFB_HSHUB_PRG_CONFIG_NUM_HSHUBS_INIT 0x1 /* R-E-V */
|
|
#define NV_PFB_HSHUB_PRG_CONFIG_NVLINK_CAPABILITY 4:3 /* R-EVF */
|
|
#define NV_PFB_HSHUB_PRG_CONFIG_NVLINK_CAPABILITY_INIT 0x2 /* R-E-V */
|
|
#define NV_PFB_HSHUB_PRG_CONFIG_PCIE_CAPABILITY 6:5 /* R-EVF */
|
|
#define NV_PFB_HSHUB_PRG_CONFIG_PCIE_CAPABILITY_INIT 0x1 /* R-E-V */
|
|
#define NV_PFB_HSHUB_SYS_CONFIG0(dev) (0x00004c80+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_SYS_CONFIG0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_SYS_CONFIG0__PRIV_LEVEL_MASK(dev) (0x00004c50+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_SYS_CONFIG0__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_SYS_CONFIG0_NVLINK_MASK_LINK(j) (j):(j) /* */
|
|
#define NV_PFB_HSHUB_SYS_CONFIG0_NVLINK_MASK_LINK__SIZE_1 4 /* */
|
|
#define NV_PFB_HSHUB_SYS_CONFIG0_NVLINK_MASK_LINK_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_SYS_CONFIG0_NVLINK_MASK_LINK_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_SYS_CONFIG0_NVLINK_MASK 31:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_SYS_CONFIG0_NVLINK_MASK_NONE 0x00000000 /* RW--V */
|
|
#define NV_PFB_HSHUB_SYS_CONFIG0_NVLINK_MASK_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG0(dev,i) (0x00004d00+(dev)*8192+(i)*32) /* RW-4A */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG0__SIZE_2 8 /* */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG0__PRIV_LEVEL_MASK(dev) (0x00004c50+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG0__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG0_NVLINK_MASK_LINK(j) (j):(j) /* */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG0_NVLINK_MASK_LINK__SIZE_1 4 /* */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG0_NVLINK_MASK_LINK_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG0_NVLINK_MASK_LINK_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG0_NVLINK_MASK 31:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG0_NVLINK_MASK_NONE 0x00000000 /* RW--V */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG0_NVLINK_MASK_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG1(dev,i) (0x00004d04+(dev)*8192+(i)*32) /* RW-4A */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG1__SIZE_2 8 /* */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG1__PRIV_LEVEL_MASK(dev) (0x00004c50+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG1_COMPTAGLINE_AS_ADDRESS 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG1_COMPTAGLINE_AS_ADDRESS_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG1_SUPPORT_SRIOV 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG1_SUPPORT_SRIOV_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG1_SUPPORTED_GFID 7:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG1_SUPPORTED_GFID_INIT 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG2(dev,i) (0x00004d08+(dev)*8192+(i)*32) /* RW-4A */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG2__SIZE_2 8 /* */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG2__PRIV_LEVEL_MASK(dev) (0x00004c50+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG2__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG2_HAS_FAM 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG2_HAS_FAM_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG2_FAM_BASE 11:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG2_FAM_BASE_INIT 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG2_FAM_OFFSET 22:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PEER_CONFIG2_FAM_OFFSET_INIT 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK(dev) (0x00004150+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL "pfb_hshub_cya" /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED_FUSE0 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED_FUSE1 0xc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CYA_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0xfffff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK(dev) (0x00004154+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL "pfb_hshub_perf" /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED_FUSE0 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED_FUSE1 0xc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PERF_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0xfffff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK(dev) (0x00004158+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL "pfb_hshub_mscg" /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED_FUSE0 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED_FUSE1 0xc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_MSCG_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0xfffff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL "pfb_hshub_dbg" /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED_FUSE0 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED_FUSE1 0xc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_DBG_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0xfffff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK(dev) (0x00004160+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CGATE_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0xfffff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK(dev) (0x00004164+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLCDT_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0xfffff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM(dev) (0x00004000+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_PM__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0 9:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_STATIC_PATTERN_10101010_8_GROUP 0x1e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_STATIC_PATTERN_01010101_8_GROUP 0x1e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP0 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1 0x001 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP2 0x002 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP3 0x003 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP4 0x004 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP5 0x005 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP6 0x006 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP7 0x007 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP8 0x008 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP9 0x009 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP10 0x00a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP11 0x00b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP12 0x00c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP13 0x00d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP14 0x00e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP15 0x00f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP16 0x010 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP17 0x011 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP18 0x012 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP19 0x013 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP20 0x014 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP21 0x015 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP22 0x016 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP23 0x017 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP24 0x018 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP25 0x019 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP26 0x01a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP27 0x01b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP28 0x01c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP29 0x01d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP30 0x01e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP31 0x01f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP32 0x020 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP33 0x021 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP34 0x022 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP35 0x023 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP36 0x024 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP37 0x025 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP38 0x026 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP39 0x027 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP40 0x028 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP41 0x029 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP42 0x02a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP43 0x02b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP44 0x02c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP45 0x02d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP46 0x02e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP47 0x02f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP48 0x030 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP49 0x031 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP50 0x032 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP51 0x033 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP52 0x034 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP53 0x035 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP54 0x036 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP55 0x037 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP56 0x038 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP57 0x039 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP58 0x03a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP59 0x03b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP60 0x03c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP61 0x03d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP62 0x03e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP63 0x03f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP64 0x040 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP65 0x041 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP66 0x042 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP67 0x043 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP68 0x044 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP69 0x045 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP70 0x046 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP71 0x047 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP72 0x048 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP73 0x049 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP74 0x04a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP75 0x04b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP76 0x04c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP77 0x04d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP78 0x04e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP79 0x04f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP80 0x050 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP81 0x051 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP82 0x052 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP83 0x053 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP84 0x054 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP85 0x055 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP86 0x056 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP87 0x057 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP88 0x058 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP89 0x059 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP90 0x05a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP91 0x05b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP92 0x05c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP93 0x05d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP94 0x05e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP95 0x05f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP96 0x060 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP97 0x061 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP98 0x062 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP99 0x063 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP100 0x064 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP101 0x065 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP102 0x066 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP103 0x067 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP104 0x068 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP105 0x069 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP106 0x06a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP107 0x06b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP108 0x06c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP109 0x06d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP110 0x06e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP111 0x06f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP112 0x070 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP113 0x071 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP114 0x072 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP115 0x073 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP116 0x074 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP117 0x075 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP118 0x076 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP119 0x077 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP120 0x078 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP121 0x079 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP122 0x07a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP123 0x07b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP124 0x07c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP125 0x07d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP126 0x07e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP127 0x07f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP128 0x080 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP129 0x081 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP130 0x082 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP131 0x083 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP132 0x084 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP133 0x085 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP134 0x086 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP135 0x087 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP136 0x088 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP137 0x089 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP138 0x08a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP139 0x08b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP140 0x08c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP141 0x08d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP142 0x08e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP143 0x08f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP144 0x090 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP145 0x091 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP146 0x092 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP147 0x093 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP148 0x094 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP149 0x095 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP150 0x096 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP151 0x097 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP152 0x098 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP153 0x099 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP154 0x09a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP155 0x09b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP156 0x09c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP157 0x09d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP158 0x09e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP159 0x09f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP160 0x0a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP161 0x0a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP162 0x0a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP163 0x0a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP164 0x0a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP165 0x0a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP166 0x0a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP167 0x0a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP168 0x0a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP169 0x0a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP170 0x0aa /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP171 0x0ab /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP172 0x0ac /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP173 0x0ad /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP174 0x0ae /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP175 0x0af /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP176 0x0b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP177 0x0b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP178 0x0b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP179 0x0b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP180 0x0b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP181 0x0b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP182 0x0b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP183 0x0b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP184 0x0b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP185 0x0b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP186 0x0ba /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP187 0x0bb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP188 0x0bc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP189 0x0bd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP190 0x0be /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP191 0x0bf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP192 0x0c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP193 0x0c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP194 0x0c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP195 0x0c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP196 0x0c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP197 0x0c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP198 0x0c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP199 0x0c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP200 0x0c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP201 0x0c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP202 0x0ca /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP203 0x0cb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP204 0x0cc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP205 0x0cd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP206 0x0ce /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP207 0x0cf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP208 0x0d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP209 0x0d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP210 0x0d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP211 0x0d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP212 0x0d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP213 0x0d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP214 0x0d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP215 0x0d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP216 0x0d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP217 0x0d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP218 0x0da /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP219 0x0db /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP220 0x0dc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP221 0x0dd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP222 0x0de /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP223 0x0df /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP224 0x0e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP225 0x0e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP226 0x0e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP227 0x0e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP228 0x0e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP229 0x0e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP230 0x0e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP231 0x0e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP232 0x0e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP233 0x0e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP234 0x0ea /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP235 0x0eb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP236 0x0ec /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP237 0x0ed /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP238 0x0ee /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP239 0x0ef /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP240 0x0f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP241 0x0f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP242 0x0f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP243 0x0f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP244 0x0f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP245 0x0f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP246 0x0f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP247 0x0f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP248 0x0f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP249 0x0f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP250 0x0fa /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP251 0x0fb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP252 0x0fc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP253 0x0fd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP254 0x0fe /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP255 0x0ff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP256 0x100 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP257 0x101 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP258 0x102 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP259 0x103 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP260 0x104 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP261 0x105 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP262 0x106 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP263 0x107 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP264 0x108 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP265 0x109 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP266 0x10a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP267 0x10b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP268 0x10c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP269 0x10d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP270 0x10e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP271 0x10f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP272 0x110 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP273 0x111 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP274 0x112 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP275 0x113 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP276 0x114 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP277 0x115 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP278 0x116 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP279 0x117 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP280 0x118 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP281 0x119 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP282 0x11a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP283 0x11b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP284 0x11c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP285 0x11d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP286 0x11e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP287 0x11f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP288 0x120 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP289 0x121 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP290 0x122 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP291 0x123 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP292 0x124 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP293 0x125 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP294 0x126 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP295 0x127 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP296 0x128 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP297 0x129 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP298 0x12a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP299 0x12b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP300 0x12c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP301 0x12d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP302 0x12e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP303 0x12f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP304 0x130 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP305 0x131 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP306 0x132 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP307 0x133 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP308 0x134 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP309 0x135 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP310 0x136 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP311 0x137 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP312 0x138 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP313 0x139 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP314 0x13a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP315 0x13b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP316 0x13c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP317 0x13d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP318 0x13e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP319 0x13f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP320 0x140 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP321 0x141 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP322 0x142 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP323 0x143 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP324 0x144 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP325 0x145 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP326 0x146 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP327 0x147 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP328 0x148 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP329 0x149 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP330 0x14a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP331 0x14b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP332 0x14c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP333 0x14d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP334 0x14e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP335 0x14f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP336 0x150 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP337 0x151 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP338 0x152 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP339 0x153 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP340 0x154 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP341 0x155 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP342 0x156 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP343 0x157 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP344 0x158 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP345 0x159 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP346 0x15a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP347 0x15b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP348 0x15c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP349 0x15d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP350 0x15e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP351 0x15f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP352 0x160 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP353 0x161 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP354 0x162 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP355 0x163 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP356 0x164 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP357 0x165 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP358 0x166 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP359 0x167 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP360 0x168 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP361 0x169 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP362 0x16a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP363 0x16b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP364 0x16c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP365 0x16d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP366 0x16e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP367 0x16f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP368 0x170 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP369 0x171 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP370 0x172 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP371 0x173 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP372 0x174 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP373 0x175 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP374 0x176 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP375 0x177 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP376 0x178 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP377 0x179 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP378 0x17a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP379 0x17b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP380 0x17c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP381 0x17d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP382 0x17e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP383 0x17f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP384 0x180 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP385 0x181 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP386 0x182 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP387 0x183 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP388 0x184 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP389 0x185 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP390 0x186 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP391 0x187 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP392 0x188 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP393 0x189 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP394 0x18a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP395 0x18b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP396 0x18c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP397 0x18d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP398 0x18e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP399 0x18f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP400 0x190 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP401 0x191 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP402 0x192 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP403 0x193 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP404 0x194 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP405 0x195 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP406 0x196 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP407 0x197 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP408 0x198 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP409 0x199 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP410 0x19a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP411 0x19b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP412 0x19c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP413 0x19d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP414 0x19e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP415 0x19f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP416 0x1a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP417 0x1a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP418 0x1a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP419 0x1a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP420 0x1a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP421 0x1a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP422 0x1a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP423 0x1a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP424 0x1a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP425 0x1a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP426 0x1aa /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP427 0x1ab /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP428 0x1ac /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP429 0x1ad /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP430 0x1ae /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP431 0x1af /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP432 0x1b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP433 0x1b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP434 0x1b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP435 0x1b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP436 0x1b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP437 0x1b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP438 0x1b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP439 0x1b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP440 0x1b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP441 0x1b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP442 0x1ba /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP443 0x1bb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP444 0x1bc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP445 0x1bd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP446 0x1be /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP447 0x1bf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP448 0x1c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP449 0x1c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP450 0x1c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP451 0x1c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP452 0x1c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP453 0x1c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP454 0x1c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP455 0x1c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP456 0x1c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP457 0x1c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP458 0x1ca /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP459 0x1cb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP460 0x1cc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP461 0x1cd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP462 0x1ce /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP463 0x1cf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP464 0x1d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP465 0x1d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP466 0x1d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP467 0x1d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP468 0x1d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP469 0x1d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP470 0x1d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP471 0x1d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP472 0x1d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP473 0x1d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP474 0x1da /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP475 0x1db /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP476 0x1dc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP477 0x1dd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP478 0x1de /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP479 0x1df /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP480 0x1e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP481 0x1e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP482 0x1e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP483 0x1e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP484 0x1e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP485 0x1e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP486 0x1e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP487 0x1e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP488 0x1e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP489 0x1e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP490 0x1ea /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP491 0x1eb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP492 0x1ec /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP493 0x1ed /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP494 0x1ee /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP495 0x1ef /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP496 0x1f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP497 0x1f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP498 0x1f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP499 0x1f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP500 0x1f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP501 0x1f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP502 0x1f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP503 0x1f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP504 0x1f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP505 0x1f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP506 0x1fa /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP507 0x1fb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP508 0x1fc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP509 0x1fd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP510 0x1fe /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP511 0x1ff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP512 0x200 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP513 0x201 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP514 0x202 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP515 0x203 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP516 0x204 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP517 0x205 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP518 0x206 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP519 0x207 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP520 0x208 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP521 0x209 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP522 0x20a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP523 0x20b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP524 0x20c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP525 0x20d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP526 0x20e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP527 0x20f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP528 0x210 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP529 0x211 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP530 0x212 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP531 0x213 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP532 0x214 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP533 0x215 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP534 0x216 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP535 0x217 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP536 0x218 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP537 0x219 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP538 0x21a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP539 0x21b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP540 0x21c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP541 0x21d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP542 0x21e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP543 0x21f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP544 0x220 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP545 0x221 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP546 0x222 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP547 0x223 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP548 0x224 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP549 0x225 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP550 0x226 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP551 0x227 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP552 0x228 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP553 0x229 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP554 0x22a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP555 0x22b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP556 0x22c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP557 0x22d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP558 0x22e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP559 0x22f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP560 0x230 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP561 0x231 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP562 0x232 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP563 0x233 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP564 0x234 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP565 0x235 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP566 0x236 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP567 0x237 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP568 0x238 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP569 0x239 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP570 0x23a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP571 0x23b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP572 0x23c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP573 0x23d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP574 0x23e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP575 0x23f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP576 0x240 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP577 0x241 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP578 0x242 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP579 0x243 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP580 0x244 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP581 0x245 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP582 0x246 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP583 0x247 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP584 0x248 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP585 0x249 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP586 0x24a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP587 0x24b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP588 0x24c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP589 0x24d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP590 0x24e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP591 0x24f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP592 0x250 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP593 0x251 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP594 0x252 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP595 0x253 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP596 0x254 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP597 0x255 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP598 0x256 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP599 0x257 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP600 0x258 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP601 0x259 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP602 0x25a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP603 0x25b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP604 0x25c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP605 0x25d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP606 0x25e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP607 0x25f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP608 0x260 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP609 0x261 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP610 0x262 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP611 0x263 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP612 0x264 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP613 0x265 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP614 0x266 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP615 0x267 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP616 0x268 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP617 0x269 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP618 0x26a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP619 0x26b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP620 0x26c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP621 0x26d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP622 0x26e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP623 0x26f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP624 0x270 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP625 0x271 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP626 0x272 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP627 0x273 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP628 0x274 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP629 0x275 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP630 0x276 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP631 0x277 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP632 0x278 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP633 0x279 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP634 0x27a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP635 0x27b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP636 0x27c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP637 0x27d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP638 0x27e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP639 0x27f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP640 0x280 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP641 0x281 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP642 0x282 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP643 0x283 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP644 0x284 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP645 0x285 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP646 0x286 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP647 0x287 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP648 0x288 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP649 0x289 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP650 0x28a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP651 0x28b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP652 0x28c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP653 0x28d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP654 0x28e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP655 0x28f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP656 0x290 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP657 0x291 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP658 0x292 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP659 0x293 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP660 0x294 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP661 0x295 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP662 0x296 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP663 0x297 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP664 0x298 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP665 0x299 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP666 0x29a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP667 0x29b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP668 0x29c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP669 0x29d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP670 0x29e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP671 0x29f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP672 0x2a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP673 0x2a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP674 0x2a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP675 0x2a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP676 0x2a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP677 0x2a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP678 0x2a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP679 0x2a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP680 0x2a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP681 0x2a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP682 0x2aa /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP683 0x2ab /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP684 0x2ac /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP685 0x2ad /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP686 0x2ae /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP687 0x2af /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP688 0x2b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP689 0x2b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP690 0x2b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP691 0x2b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP692 0x2b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP693 0x2b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP694 0x2b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP695 0x2b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP696 0x2b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP697 0x2b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP698 0x2ba /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP699 0x2bb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP700 0x2bc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP701 0x2bd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP702 0x2be /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP703 0x2bf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP704 0x2c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP705 0x2c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP706 0x2c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP707 0x2c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP708 0x2c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP709 0x2c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP710 0x2c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP711 0x2c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP712 0x2c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP713 0x2c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP714 0x2ca /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP715 0x2cb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP716 0x2cc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP717 0x2cd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP718 0x2ce /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP719 0x2cf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP720 0x2d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP721 0x2d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP722 0x2d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP723 0x2d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP724 0x2d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP725 0x2d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP726 0x2d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP727 0x2d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP728 0x2d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP729 0x2d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP730 0x2da /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP731 0x2db /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP732 0x2dc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP733 0x2dd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP734 0x2de /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP735 0x2df /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP736 0x2e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP737 0x2e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP738 0x2e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP739 0x2e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP740 0x2e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP741 0x2e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP742 0x2e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP743 0x2e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP744 0x2e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP745 0x2e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP746 0x2ea /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP747 0x2eb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP748 0x2ec /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP749 0x2ed /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP750 0x2ee /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP751 0x2ef /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP752 0x2f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP753 0x2f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP754 0x2f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP755 0x2f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP756 0x2f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP757 0x2f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP758 0x2f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP759 0x2f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP760 0x2f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP761 0x2f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP762 0x2fa /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP763 0x2fb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP764 0x2fc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP765 0x2fd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP766 0x2fe /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP767 0x2ff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP768 0x300 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP769 0x301 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP770 0x302 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP771 0x303 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP772 0x304 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP773 0x305 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP774 0x306 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP775 0x307 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP776 0x308 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP777 0x309 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP778 0x30a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP779 0x30b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP780 0x30c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP781 0x30d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP782 0x30e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP783 0x30f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP784 0x310 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP785 0x311 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP786 0x312 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP787 0x313 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP788 0x314 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP789 0x315 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP790 0x316 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP791 0x317 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP792 0x318 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP793 0x319 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP794 0x31a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP795 0x31b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP796 0x31c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP797 0x31d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP798 0x31e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP799 0x31f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP800 0x320 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP801 0x321 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP802 0x322 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP803 0x323 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP804 0x324 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP805 0x325 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP806 0x326 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP807 0x327 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP808 0x328 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP809 0x329 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP810 0x32a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP811 0x32b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP812 0x32c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP813 0x32d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP814 0x32e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP815 0x32f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP816 0x330 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP817 0x331 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP818 0x332 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP819 0x333 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP820 0x334 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP821 0x335 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP822 0x336 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP823 0x337 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP824 0x338 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP825 0x339 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP826 0x33a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP827 0x33b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP828 0x33c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP829 0x33d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP830 0x33e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP831 0x33f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP832 0x340 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP833 0x341 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP834 0x342 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP835 0x343 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP836 0x344 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP837 0x345 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP838 0x346 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP839 0x347 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP840 0x348 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP841 0x349 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP842 0x34a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP843 0x34b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP844 0x34c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP845 0x34d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP846 0x34e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP847 0x34f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP848 0x350 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP849 0x351 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP850 0x352 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP851 0x353 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP852 0x354 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP853 0x355 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP854 0x356 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP855 0x357 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP856 0x358 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP857 0x359 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP858 0x35a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP859 0x35b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP860 0x35c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP861 0x35d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP862 0x35e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP863 0x35f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP864 0x360 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP865 0x361 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP866 0x362 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP867 0x363 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP868 0x364 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP869 0x365 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP870 0x366 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP871 0x367 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP872 0x368 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP873 0x369 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP874 0x36a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP875 0x36b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP876 0x36c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP877 0x36d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP878 0x36e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP879 0x36f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP880 0x370 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP881 0x371 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP882 0x372 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP883 0x373 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP884 0x374 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP885 0x375 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP886 0x376 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP887 0x377 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP888 0x378 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP889 0x379 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP890 0x37a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP891 0x37b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP892 0x37c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP893 0x37d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP894 0x37e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP895 0x37f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP896 0x380 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP897 0x381 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP898 0x382 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP899 0x383 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP900 0x384 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP901 0x385 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP902 0x386 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP903 0x387 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP904 0x388 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP905 0x389 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP906 0x38a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP907 0x38b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP908 0x38c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP909 0x38d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP910 0x38e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP911 0x38f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP912 0x390 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP913 0x391 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP914 0x392 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP915 0x393 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP916 0x394 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP917 0x395 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP918 0x396 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP919 0x397 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP920 0x398 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP921 0x399 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP922 0x39a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP923 0x39b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP924 0x39c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP925 0x39d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP926 0x39e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP927 0x39f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP928 0x3a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP929 0x3a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP930 0x3a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP931 0x3a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP932 0x3a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP933 0x3a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP934 0x3a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP935 0x3a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP936 0x3a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP937 0x3a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP938 0x3aa /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP939 0x3ab /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP940 0x3ac /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP941 0x3ad /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP942 0x3ae /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP943 0x3af /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP944 0x3b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP945 0x3b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP946 0x3b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP947 0x3b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP948 0x3b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP949 0x3b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP950 0x3b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP951 0x3b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP952 0x3b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP953 0x3b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP954 0x3ba /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP955 0x3bb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP956 0x3bc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP957 0x3bd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP958 0x3be /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP959 0x3bf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP960 0x3c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP961 0x3c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP962 0x3c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP963 0x3c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP964 0x3c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP965 0x3c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP966 0x3c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP967 0x3c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP968 0x3c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP969 0x3c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP970 0x3ca /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP971 0x3cb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP972 0x3cc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP973 0x3cd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP974 0x3ce /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP975 0x3cf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP976 0x3d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP977 0x3d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP978 0x3d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP979 0x3d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP980 0x3d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP981 0x3d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP982 0x3d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP983 0x3d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP984 0x3d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP985 0x3d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP986 0x3da /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP987 0x3db /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP988 0x3dc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP989 0x3dd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP990 0x3de /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP991 0x3df /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP992 0x3e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP993 0x3e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP994 0x3e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP995 0x3e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP996 0x3e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP997 0x3e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP998 0x3e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP999 0x3e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1000 0x3e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1001 0x3e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1002 0x3ea /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1003 0x3eb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1004 0x3ec /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1005 0x3ed /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1006 0x3ee /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1007 0x3ef /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1008 0x3f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1009 0x3f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1010 0x3f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1011 0x3f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1012 0x3f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1013 0x3f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1014 0x3f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1015 0x3f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1016 0x3f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1017 0x3f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1018 0x3fa /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1019 0x3fb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1020 0x3fc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1021 0x3fd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1022 0x3fe /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL0_GRP1023 0x3ff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1 25:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_STATIC_PATTERN_10101010_8_GROUP 0x1e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_STATIC_PATTERN_01010101_8_GROUP 0x1e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP0 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1 0x001 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP2 0x002 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP3 0x003 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP4 0x004 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP5 0x005 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP6 0x006 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP7 0x007 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP8 0x008 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP9 0x009 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP10 0x00a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP11 0x00b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP12 0x00c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP13 0x00d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP14 0x00e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP15 0x00f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP16 0x010 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP17 0x011 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP18 0x012 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP19 0x013 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP20 0x014 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP21 0x015 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP22 0x016 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP23 0x017 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP24 0x018 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP25 0x019 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP26 0x01a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP27 0x01b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP28 0x01c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP29 0x01d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP30 0x01e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP31 0x01f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP32 0x020 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP33 0x021 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP34 0x022 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP35 0x023 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP36 0x024 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP37 0x025 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP38 0x026 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP39 0x027 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP40 0x028 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP41 0x029 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP42 0x02a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP43 0x02b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP44 0x02c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP45 0x02d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP46 0x02e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP47 0x02f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP48 0x030 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP49 0x031 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP50 0x032 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP51 0x033 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP52 0x034 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP53 0x035 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP54 0x036 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP55 0x037 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP56 0x038 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP57 0x039 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP58 0x03a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP59 0x03b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP60 0x03c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP61 0x03d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP62 0x03e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP63 0x03f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP64 0x040 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP65 0x041 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP66 0x042 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP67 0x043 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP68 0x044 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP69 0x045 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP70 0x046 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP71 0x047 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP72 0x048 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP73 0x049 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP74 0x04a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP75 0x04b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP76 0x04c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP77 0x04d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP78 0x04e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP79 0x04f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP80 0x050 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP81 0x051 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP82 0x052 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP83 0x053 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP84 0x054 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP85 0x055 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP86 0x056 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP87 0x057 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP88 0x058 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP89 0x059 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP90 0x05a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP91 0x05b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP92 0x05c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP93 0x05d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP94 0x05e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP95 0x05f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP96 0x060 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP97 0x061 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP98 0x062 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP99 0x063 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP100 0x064 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP101 0x065 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP102 0x066 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP103 0x067 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP104 0x068 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP105 0x069 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP106 0x06a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP107 0x06b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP108 0x06c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP109 0x06d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP110 0x06e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP111 0x06f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP112 0x070 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP113 0x071 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP114 0x072 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP115 0x073 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP116 0x074 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP117 0x075 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP118 0x076 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP119 0x077 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP120 0x078 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP121 0x079 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP122 0x07a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP123 0x07b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP124 0x07c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP125 0x07d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP126 0x07e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP127 0x07f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP128 0x080 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP129 0x081 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP130 0x082 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP131 0x083 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP132 0x084 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP133 0x085 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP134 0x086 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP135 0x087 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP136 0x088 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP137 0x089 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP138 0x08a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP139 0x08b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP140 0x08c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP141 0x08d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP142 0x08e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP143 0x08f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP144 0x090 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP145 0x091 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP146 0x092 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP147 0x093 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP148 0x094 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP149 0x095 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP150 0x096 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP151 0x097 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP152 0x098 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP153 0x099 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP154 0x09a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP155 0x09b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP156 0x09c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP157 0x09d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP158 0x09e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP159 0x09f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP160 0x0a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP161 0x0a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP162 0x0a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP163 0x0a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP164 0x0a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP165 0x0a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP166 0x0a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP167 0x0a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP168 0x0a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP169 0x0a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP170 0x0aa /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP171 0x0ab /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP172 0x0ac /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP173 0x0ad /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP174 0x0ae /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP175 0x0af /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP176 0x0b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP177 0x0b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP178 0x0b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP179 0x0b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP180 0x0b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP181 0x0b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP182 0x0b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP183 0x0b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP184 0x0b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP185 0x0b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP186 0x0ba /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP187 0x0bb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP188 0x0bc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP189 0x0bd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP190 0x0be /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP191 0x0bf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP192 0x0c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP193 0x0c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP194 0x0c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP195 0x0c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP196 0x0c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP197 0x0c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP198 0x0c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP199 0x0c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP200 0x0c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP201 0x0c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP202 0x0ca /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP203 0x0cb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP204 0x0cc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP205 0x0cd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP206 0x0ce /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP207 0x0cf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP208 0x0d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP209 0x0d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP210 0x0d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP211 0x0d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP212 0x0d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP213 0x0d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP214 0x0d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP215 0x0d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP216 0x0d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP217 0x0d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP218 0x0da /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP219 0x0db /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP220 0x0dc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP221 0x0dd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP222 0x0de /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP223 0x0df /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP224 0x0e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP225 0x0e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP226 0x0e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP227 0x0e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP228 0x0e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP229 0x0e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP230 0x0e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP231 0x0e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP232 0x0e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP233 0x0e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP234 0x0ea /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP235 0x0eb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP236 0x0ec /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP237 0x0ed /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP238 0x0ee /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP239 0x0ef /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP240 0x0f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP241 0x0f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP242 0x0f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP243 0x0f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP244 0x0f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP245 0x0f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP246 0x0f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP247 0x0f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP248 0x0f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP249 0x0f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP250 0x0fa /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP251 0x0fb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP252 0x0fc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP253 0x0fd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP254 0x0fe /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP255 0x0ff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP256 0x100 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP257 0x101 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP258 0x102 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP259 0x103 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP260 0x104 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP261 0x105 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP262 0x106 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP263 0x107 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP264 0x108 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP265 0x109 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP266 0x10a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP267 0x10b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP268 0x10c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP269 0x10d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP270 0x10e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP271 0x10f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP272 0x110 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP273 0x111 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP274 0x112 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP275 0x113 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP276 0x114 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP277 0x115 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP278 0x116 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP279 0x117 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP280 0x118 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP281 0x119 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP282 0x11a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP283 0x11b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP284 0x11c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP285 0x11d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP286 0x11e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP287 0x11f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP288 0x120 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP289 0x121 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP290 0x122 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP291 0x123 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP292 0x124 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP293 0x125 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP294 0x126 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP295 0x127 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP296 0x128 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP297 0x129 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP298 0x12a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP299 0x12b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP300 0x12c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP301 0x12d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP302 0x12e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP303 0x12f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP304 0x130 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP305 0x131 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP306 0x132 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP307 0x133 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP308 0x134 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP309 0x135 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP310 0x136 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP311 0x137 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP312 0x138 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP313 0x139 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP314 0x13a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP315 0x13b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP316 0x13c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP317 0x13d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP318 0x13e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP319 0x13f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP320 0x140 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP321 0x141 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP322 0x142 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP323 0x143 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP324 0x144 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP325 0x145 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP326 0x146 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP327 0x147 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP328 0x148 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP329 0x149 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP330 0x14a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP331 0x14b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP332 0x14c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP333 0x14d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP334 0x14e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP335 0x14f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP336 0x150 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP337 0x151 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP338 0x152 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP339 0x153 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP340 0x154 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP341 0x155 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP342 0x156 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP343 0x157 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP344 0x158 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP345 0x159 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP346 0x15a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP347 0x15b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP348 0x15c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP349 0x15d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP350 0x15e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP351 0x15f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP352 0x160 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP353 0x161 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP354 0x162 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP355 0x163 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP356 0x164 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP357 0x165 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP358 0x166 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP359 0x167 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP360 0x168 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP361 0x169 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP362 0x16a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP363 0x16b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP364 0x16c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP365 0x16d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP366 0x16e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP367 0x16f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP368 0x170 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP369 0x171 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP370 0x172 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP371 0x173 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP372 0x174 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP373 0x175 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP374 0x176 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP375 0x177 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP376 0x178 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP377 0x179 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP378 0x17a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP379 0x17b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP380 0x17c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP381 0x17d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP382 0x17e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP383 0x17f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP384 0x180 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP385 0x181 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP386 0x182 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP387 0x183 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP388 0x184 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP389 0x185 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP390 0x186 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP391 0x187 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP392 0x188 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP393 0x189 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP394 0x18a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP395 0x18b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP396 0x18c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP397 0x18d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP398 0x18e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP399 0x18f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP400 0x190 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP401 0x191 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP402 0x192 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP403 0x193 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP404 0x194 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP405 0x195 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP406 0x196 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP407 0x197 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP408 0x198 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP409 0x199 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP410 0x19a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP411 0x19b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP412 0x19c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP413 0x19d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP414 0x19e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP415 0x19f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP416 0x1a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP417 0x1a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP418 0x1a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP419 0x1a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP420 0x1a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP421 0x1a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP422 0x1a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP423 0x1a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP424 0x1a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP425 0x1a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP426 0x1aa /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP427 0x1ab /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP428 0x1ac /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP429 0x1ad /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP430 0x1ae /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP431 0x1af /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP432 0x1b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP433 0x1b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP434 0x1b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP435 0x1b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP436 0x1b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP437 0x1b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP438 0x1b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP439 0x1b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP440 0x1b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP441 0x1b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP442 0x1ba /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP443 0x1bb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP444 0x1bc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP445 0x1bd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP446 0x1be /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP447 0x1bf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP448 0x1c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP449 0x1c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP450 0x1c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP451 0x1c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP452 0x1c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP453 0x1c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP454 0x1c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP455 0x1c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP456 0x1c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP457 0x1c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP458 0x1ca /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP459 0x1cb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP460 0x1cc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP461 0x1cd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP462 0x1ce /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP463 0x1cf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP464 0x1d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP465 0x1d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP466 0x1d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP467 0x1d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP468 0x1d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP469 0x1d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP470 0x1d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP471 0x1d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP472 0x1d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP473 0x1d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP474 0x1da /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP475 0x1db /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP476 0x1dc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP477 0x1dd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP478 0x1de /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP479 0x1df /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP480 0x1e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP481 0x1e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP482 0x1e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP483 0x1e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP484 0x1e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP485 0x1e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP486 0x1e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP487 0x1e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP488 0x1e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP489 0x1e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP490 0x1ea /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP491 0x1eb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP492 0x1ec /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP493 0x1ed /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP494 0x1ee /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP495 0x1ef /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP496 0x1f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP497 0x1f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP498 0x1f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP499 0x1f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP500 0x1f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP501 0x1f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP502 0x1f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP503 0x1f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP504 0x1f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP505 0x1f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP506 0x1fa /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP507 0x1fb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP508 0x1fc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP509 0x1fd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP510 0x1fe /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP511 0x1ff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP512 0x200 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP513 0x201 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP514 0x202 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP515 0x203 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP516 0x204 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP517 0x205 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP518 0x206 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP519 0x207 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP520 0x208 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP521 0x209 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP522 0x20a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP523 0x20b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP524 0x20c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP525 0x20d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP526 0x20e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP527 0x20f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP528 0x210 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP529 0x211 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP530 0x212 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP531 0x213 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP532 0x214 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP533 0x215 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP534 0x216 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP535 0x217 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP536 0x218 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP537 0x219 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP538 0x21a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP539 0x21b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP540 0x21c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP541 0x21d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP542 0x21e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP543 0x21f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP544 0x220 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP545 0x221 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP546 0x222 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP547 0x223 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP548 0x224 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP549 0x225 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP550 0x226 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP551 0x227 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP552 0x228 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP553 0x229 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP554 0x22a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP555 0x22b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP556 0x22c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP557 0x22d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP558 0x22e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP559 0x22f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP560 0x230 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP561 0x231 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP562 0x232 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP563 0x233 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP564 0x234 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP565 0x235 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP566 0x236 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP567 0x237 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP568 0x238 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP569 0x239 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP570 0x23a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP571 0x23b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP572 0x23c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP573 0x23d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP574 0x23e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP575 0x23f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP576 0x240 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP577 0x241 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP578 0x242 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP579 0x243 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP580 0x244 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP581 0x245 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP582 0x246 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP583 0x247 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP584 0x248 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP585 0x249 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP586 0x24a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP587 0x24b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP588 0x24c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP589 0x24d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP590 0x24e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP591 0x24f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP592 0x250 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP593 0x251 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP594 0x252 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP595 0x253 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP596 0x254 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP597 0x255 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP598 0x256 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP599 0x257 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP600 0x258 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP601 0x259 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP602 0x25a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP603 0x25b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP604 0x25c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP605 0x25d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP606 0x25e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP607 0x25f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP608 0x260 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP609 0x261 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP610 0x262 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP611 0x263 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP612 0x264 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP613 0x265 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP614 0x266 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP615 0x267 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP616 0x268 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP617 0x269 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP618 0x26a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP619 0x26b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP620 0x26c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP621 0x26d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP622 0x26e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP623 0x26f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP624 0x270 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP625 0x271 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP626 0x272 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP627 0x273 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP628 0x274 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP629 0x275 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP630 0x276 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP631 0x277 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP632 0x278 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP633 0x279 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP634 0x27a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP635 0x27b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP636 0x27c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP637 0x27d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP638 0x27e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP639 0x27f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP640 0x280 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP641 0x281 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP642 0x282 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP643 0x283 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP644 0x284 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP645 0x285 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP646 0x286 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP647 0x287 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP648 0x288 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP649 0x289 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP650 0x28a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP651 0x28b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP652 0x28c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP653 0x28d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP654 0x28e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP655 0x28f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP656 0x290 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP657 0x291 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP658 0x292 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP659 0x293 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP660 0x294 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP661 0x295 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP662 0x296 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP663 0x297 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP664 0x298 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP665 0x299 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP666 0x29a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP667 0x29b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP668 0x29c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP669 0x29d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP670 0x29e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP671 0x29f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP672 0x2a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP673 0x2a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP674 0x2a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP675 0x2a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP676 0x2a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP677 0x2a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP678 0x2a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP679 0x2a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP680 0x2a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP681 0x2a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP682 0x2aa /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP683 0x2ab /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP684 0x2ac /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP685 0x2ad /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP686 0x2ae /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP687 0x2af /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP688 0x2b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP689 0x2b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP690 0x2b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP691 0x2b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP692 0x2b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP693 0x2b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP694 0x2b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP695 0x2b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP696 0x2b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP697 0x2b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP698 0x2ba /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP699 0x2bb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP700 0x2bc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP701 0x2bd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP702 0x2be /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP703 0x2bf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP704 0x2c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP705 0x2c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP706 0x2c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP707 0x2c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP708 0x2c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP709 0x2c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP710 0x2c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP711 0x2c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP712 0x2c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP713 0x2c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP714 0x2ca /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP715 0x2cb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP716 0x2cc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP717 0x2cd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP718 0x2ce /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP719 0x2cf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP720 0x2d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP721 0x2d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP722 0x2d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP723 0x2d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP724 0x2d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP725 0x2d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP726 0x2d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP727 0x2d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP728 0x2d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP729 0x2d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP730 0x2da /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP731 0x2db /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP732 0x2dc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP733 0x2dd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP734 0x2de /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP735 0x2df /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP736 0x2e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP737 0x2e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP738 0x2e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP739 0x2e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP740 0x2e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP741 0x2e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP742 0x2e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP743 0x2e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP744 0x2e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP745 0x2e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP746 0x2ea /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP747 0x2eb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP748 0x2ec /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP749 0x2ed /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP750 0x2ee /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP751 0x2ef /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP752 0x2f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP753 0x2f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP754 0x2f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP755 0x2f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP756 0x2f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP757 0x2f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP758 0x2f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP759 0x2f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP760 0x2f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP761 0x2f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP762 0x2fa /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP763 0x2fb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP764 0x2fc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP765 0x2fd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP766 0x2fe /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP767 0x2ff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP768 0x300 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP769 0x301 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP770 0x302 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP771 0x303 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP772 0x304 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP773 0x305 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP774 0x306 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP775 0x307 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP776 0x308 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP777 0x309 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP778 0x30a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP779 0x30b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP780 0x30c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP781 0x30d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP782 0x30e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP783 0x30f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP784 0x310 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP785 0x311 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP786 0x312 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP787 0x313 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP788 0x314 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP789 0x315 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP790 0x316 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP791 0x317 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP792 0x318 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP793 0x319 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP794 0x31a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP795 0x31b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP796 0x31c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP797 0x31d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP798 0x31e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP799 0x31f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP800 0x320 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP801 0x321 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP802 0x322 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP803 0x323 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP804 0x324 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP805 0x325 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP806 0x326 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP807 0x327 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP808 0x328 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP809 0x329 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP810 0x32a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP811 0x32b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP812 0x32c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP813 0x32d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP814 0x32e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP815 0x32f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP816 0x330 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP817 0x331 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP818 0x332 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP819 0x333 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP820 0x334 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP821 0x335 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP822 0x336 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP823 0x337 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP824 0x338 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP825 0x339 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP826 0x33a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP827 0x33b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP828 0x33c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP829 0x33d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP830 0x33e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP831 0x33f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP832 0x340 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP833 0x341 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP834 0x342 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP835 0x343 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP836 0x344 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP837 0x345 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP838 0x346 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP839 0x347 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP840 0x348 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP841 0x349 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP842 0x34a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP843 0x34b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP844 0x34c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP845 0x34d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP846 0x34e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP847 0x34f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP848 0x350 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP849 0x351 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP850 0x352 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP851 0x353 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP852 0x354 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP853 0x355 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP854 0x356 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP855 0x357 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP856 0x358 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP857 0x359 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP858 0x35a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP859 0x35b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP860 0x35c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP861 0x35d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP862 0x35e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP863 0x35f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP864 0x360 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP865 0x361 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP866 0x362 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP867 0x363 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP868 0x364 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP869 0x365 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP870 0x366 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP871 0x367 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP872 0x368 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP873 0x369 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP874 0x36a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP875 0x36b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP876 0x36c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP877 0x36d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP878 0x36e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP879 0x36f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP880 0x370 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP881 0x371 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP882 0x372 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP883 0x373 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP884 0x374 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP885 0x375 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP886 0x376 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP887 0x377 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP888 0x378 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP889 0x379 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP890 0x37a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP891 0x37b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP892 0x37c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP893 0x37d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP894 0x37e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP895 0x37f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP896 0x380 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP897 0x381 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP898 0x382 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP899 0x383 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP900 0x384 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP901 0x385 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP902 0x386 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP903 0x387 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP904 0x388 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP905 0x389 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP906 0x38a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP907 0x38b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP908 0x38c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP909 0x38d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP910 0x38e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP911 0x38f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP912 0x390 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP913 0x391 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP914 0x392 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP915 0x393 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP916 0x394 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP917 0x395 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP918 0x396 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP919 0x397 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP920 0x398 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP921 0x399 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP922 0x39a /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP923 0x39b /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP924 0x39c /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP925 0x39d /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP926 0x39e /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP927 0x39f /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP928 0x3a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP929 0x3a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP930 0x3a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP931 0x3a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP932 0x3a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP933 0x3a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP934 0x3a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP935 0x3a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP936 0x3a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP937 0x3a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP938 0x3aa /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP939 0x3ab /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP940 0x3ac /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP941 0x3ad /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP942 0x3ae /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP943 0x3af /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP944 0x3b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP945 0x3b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP946 0x3b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP947 0x3b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP948 0x3b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP949 0x3b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP950 0x3b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP951 0x3b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP952 0x3b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP953 0x3b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP954 0x3ba /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP955 0x3bb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP956 0x3bc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP957 0x3bd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP958 0x3be /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP959 0x3bf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP960 0x3c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP961 0x3c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP962 0x3c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP963 0x3c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP964 0x3c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP965 0x3c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP966 0x3c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP967 0x3c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP968 0x3c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP969 0x3c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP970 0x3ca /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP971 0x3cb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP972 0x3cc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP973 0x3cd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP974 0x3ce /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP975 0x3cf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP976 0x3d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP977 0x3d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP978 0x3d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP979 0x3d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP980 0x3d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP981 0x3d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP982 0x3d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP983 0x3d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP984 0x3d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP985 0x3d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP986 0x3da /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP987 0x3db /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP988 0x3dc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP989 0x3dd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP990 0x3de /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP991 0x3df /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP992 0x3e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP993 0x3e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP994 0x3e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP995 0x3e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP996 0x3e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP997 0x3e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP998 0x3e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP999 0x3e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1000 0x3e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1001 0x3e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1002 0x3ea /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1003 0x3eb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1004 0x3ec /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1005 0x3ed /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1006 0x3ee /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1007 0x3ef /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1008 0x3f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1009 0x3f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1010 0x3f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1011 0x3f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1012 0x3f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1013 0x3f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1014 0x3f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1015 0x3f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1016 0x3f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1017 0x3f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1018 0x3fa /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1019 0x3fb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1020 0x3fc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1021 0x3fd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1022 0x3fe /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_SEL1_GRP1023 0x3ff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_EN 31:31 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_EN_OFF 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_PM(dev) (0x0000400c+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_PM__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_PM_BUS 15:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG(dev) (0x00004010+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG__PRIV_LEVEL_MASK(dev) (0x00004150+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_BF_EN 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_BF_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_BF_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_BF_EN_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_NB_THROTTLE_EN 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_NB_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_NB_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_NB_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_B_THROTTLE_EN 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_B_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_B_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_B_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_NINB_THROTTLE_EN 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_NINB_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_NINB_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_NINB_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_ISO_THROTTLE_EN 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_ISO_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_ISO_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_ISO_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_B_REQ_THROTTLE_EN 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_B_REQ_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_B_REQ_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_B_REQ_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_NB_RSP_THROTTLE_EN 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_NB_RSP_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_NB_RSP_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_NB_RSP_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XVEIGEG_REQ_THROTTLE_EN 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XVEIGEG_REQ_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XVEIGEG_REQ_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XVEIGEG_REQ_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGRR_RSP_THROTTLE_EN 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGRR_RSP_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGRR_RSP_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGRR_RSP_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XVEIGRR_RSP_THROTTLE_EN 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XVEIGRR_RSP_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XVEIGRR_RSP_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XVEIGRR_RSP_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_B_ATR_THROTTLE_EN 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_B_ATR_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_B_ATR_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_B_ATR_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_NINB_ATSD_THROTTLE_EN 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_NINB_ATSD_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_NINB_ATSD_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_NINB_ATSD_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_RESP_RSP_THROTTLE_EN 12:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_RESP_RSP_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_RESP_RSP_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_IGEG_RESP_RSP_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_DGD_THROTTLE_EN 13:13 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_DGD_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_DGD_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_DGD_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_CREQ_THROTTLE_EN 14:14 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_CREQ_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_CREQ_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_CREQ_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_RESP_THROTTLE_EN 30:30 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_RESP_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_RESP_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_CDT_DV_XBAR_RESP_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_EN 15:15 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_RED_THRESH 19:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_RED_THRESH_4 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_RED_THRESH_6 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_RED_THRESH_8 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_RED_THRESH_12 0x3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_RED_THRESH_16 0x4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_RED_THRESH_24 0x5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_RED_THRESH_32 0x6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_RED_THRESH_48 0x7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_RED_THRESH_64 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_RED_THRESH_96 0x9 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_RED_THRESH_128 0xa /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_RED_THRESH_192 0xb /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_RED_THRESH_256 0xc /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_RED_THRESH_384 0xd /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_RED_THRESH_512 0xe /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_RED_THRESH_768 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_STARVE_MODE_RED_THRESH_INIT 0xa /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_EN 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_MIN_GAP 22:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_MIN_GAP_64 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_MIN_GAP_128 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_MIN_GAP_256 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_MIN_GAP_512 0x3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_MIN_GAP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_FILTER_COEFF 24:23 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_FILTER_COEFF_128 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_FILTER_COEFF_256 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_FILTER_COEFF_512 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_FILTER_COEFF_1024 0x3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_FILTER_COEFF_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_ABS_THRESH 27:25 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_ABS_THRESH_2 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_ABS_THRESH_3 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_ABS_THRESH_5 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_ABS_THRESH_7 0x3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_ABS_THRESH_8 0x4 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_ABS_THRESH_9 0x5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_ABS_THRESH_11 0x6 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_ABS_THRESH_13 0x7 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_ABS_THRESH_INIT 0x2 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_REL_THRESH 29:28 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_REL_THRESH_0 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_REL_THRESH_1 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_REL_THRESH_2 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_REL_THRESH_4 0x3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG_KICK_REL_THRESH_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG1(dev) (0x00004014+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG1__PRIV_LEVEL_MASK(dev) (0x00004150+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG1_CDT_DV_IGEG_EXT_REQ_THROTTLE_EN 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG1_CDT_DV_IGEG_EXT_REQ_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG1_CDT_DV_IGEG_EXT_REQ_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG1_CDT_DV_IGEG_EXT_REQ_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG1_CDT_DV_IGEG_EXT_RSP_THROTTLE_EN 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG1_CDT_DV_IGEG_EXT_RSP_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG1_CDT_DV_IGEG_EXT_RSP_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG1_CDT_DV_IGEG_EXT_RSP_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG1_CDT_DV_XBAR_LL_THROTTLE_EN 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG1_CDT_DV_XBAR_LL_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG1_CDT_DV_XBAR_LL_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ARB_CFG1_CDT_DV_XBAR_LL_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG(dev) (0x00004020+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG__PRIV_LEVEL_MASK(dev) (0x00004150+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_DISABLE_MULTIVALID 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_DISABLE_MULTIVALID_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_DISABLE_MULTIVALID_DISABLED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_DISABLE_MULTIVALID_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_XBAR_RESP_INTERLEAVING 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_XBAR_RESP_INTERLEAVING_DISABLED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_XBAR_RESP_INTERLEAVING_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_XBAR_RESP_INTERLEAVING_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_IGNORE_WAKEUP 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_IGNORE_WAKEUP_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_IGNORE_WAKEUP_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_IGNORE_WAKEUP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_FLUSH_COUNT_FILT 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_FLUSH_COUNT_FILT_INIT 0xa /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_VDC_4TO2_DISABLE 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_VDC_4TO2_DISABLE_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_VDC_4TO2_DISABLE_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_VDC_4TO2_DISABLE_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_REDUCTION_RATIO_IN_1XAA 10:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_REDUCTION_RATIO_IN_1XAA_4TO1 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_REDUCTION_RATIO_IN_1XAA_8TO1 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_REDUCTION_RATIO_IN_1XAA_INIT 0x2 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_CYA_DISABLE_ATSD_BDF_CHECK 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_CYA_DISABLE_ATSD_BDF_CHECK_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_CYA_DISABLE_ATSD_BDF_CHECK_EN 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_CYA_DISABLE_ATSD_BDF_CHECK_DIS 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_CYA_TREAT_COHERENCY_AS_FLA 12:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_CYA_TREAT_COHERENCY_AS_FLA_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_CYA_FLA_FAULT_ON_NONGMK 13:13 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_CYA_FLA_FAULT_ON_NONGMK_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_DBI_ENABLE 15:15 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_CFG_DBI_ENABLE_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT(dev) (0x00004024+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT__PRIV_LEVEL_MASK(dev) (0x00004164+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT_NVL0 7:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT_NVL0_INIT 0xff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT_NVL0_MAX 0xff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT_NVL0_MIN 0x09 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT_NVL1 15:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT_NVL1_INIT 0xff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT_NVL1_MAX 0xff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT_NVL1_MIN 0x09 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT_NVL2 23:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT_NVL2_INIT 0xff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT_NVL2_MAX 0xff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT_NVL2_MIN 0x09 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT_NVL3 31:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT_NVL3_INIT 0xff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT_NVL3_MAX 0xff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_REQ_CDT_NVL3_MIN 0x09 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT(dev) (0x00004028+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT__PRIV_LEVEL_MASK(dev) (0x00004164+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT_NVL0 7:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT_NVL0_INIT 0xff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT_NVL0_MAX 0xff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT_NVL0_MIN 0x01 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT_NVL1 15:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT_NVL1_INIT 0xff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT_NVL1_MAX 0xff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT_NVL1_MIN 0x01 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT_NVL2 23:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT_NVL2_INIT 0xff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT_NVL2_MAX 0xff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT_NVL2_MIN 0x01 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT_NVL3 31:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT_NVL3_INIT 0xff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT_NVL3_MAX 0xff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_ATSD_CDT_NVL3_MIN 0x01 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT(dev) (0x0000402c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT__PRIV_LEVEL_MASK(dev) (0x00004164+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT_NVL0 7:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT_NVL0_INIT 0xff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT_NVL0_MAX 0xff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT_NVL0_MIN 0x01 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT_NVL1 15:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT_NVL1_INIT 0xff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT_NVL1_MAX 0xff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT_NVL1_MIN 0x01 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT_NVL2 23:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT_NVL2_INIT 0xff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT_NVL2_MAX 0xff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT_NVL2_MIN 0x01 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT_NVL3 31:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT_NVL3_INIT 0xff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT_NVL3_MAX 0xff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DGD_CDT_NVL3_MIN 0x01 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET(dev) (0x00004300+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_0_RST 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_0_RST_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_1_RST 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_1_RST_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_2_RST 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_2_RST_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_3_RST 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_3_RST_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_4_RST 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_4_RST_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_5_RST 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_5_RST_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_0_TRG 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_0_TRG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_1_TRG 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_1_TRG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_2_TRG 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_2_TRG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_3_TRG 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_3_TRG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_4_TRG 12:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_4_TRG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_5_TRG 13:13 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_SET_5_TRG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_INDEX(dev) (0x00004304+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_INDEX__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_INDEX__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_INDEX__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_INDEX_INDEX 3:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_INDEX_INDEX_MIN 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_INDEX_INDEX_MAX 0x5 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_INDEX_READINCR 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_INDEX_READINCR_DISABLED 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_INDEX_READINCR_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_INDEX_WRITEINCR 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_INDEX_WRITEINCR_DISABLED 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_INDEX_WRITEINCR_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0(dev) (0x00004308+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0__APERTURE_INDEX_OFFSET 0xfffffffc /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_EN 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_TRG_LOCAL_EN 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_TRG_LOCAL_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_TRG_LTCREQ_EN 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_TRG_LTCREQ_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_TRG_GLOBALTRG_EN 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_TRG_GLOBALTRG_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_TRG_PMMFLAG_EN 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_TRG_PMMFLAG_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_CAP_WAIT_GLOBALTRG 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_CAP_WAIT_GLOBALTRG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_CAP_WAIT_PMMFLAG 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_CAP_WAIT_PMMFLAG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_TRG_WAIT_GLOBALTRG 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_TRG_WAIT_GLOBALTRG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_TRG_WAIT_PMMFLAG 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_TRG_WAIT_PMMFLAG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_CAP_SEL 15:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_CAP_SEL_CAP0 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_CAP_SEL_CAP1 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_CAP_SEL_CAP2 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_CAP_SEL_CAP3 0x3 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_CAP_DATA_SEL 20:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_CAP_DATA_SEL_0 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_TRG_LOCAL_STATUS 24:24 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_TRG_LTCREQ_STATUS 25:25 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_TRG_GLOBALTRG_STATUS 26:26 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_TRG_PMMFLAG_STATUS 27:27 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG0_TRGPOSTWIN_STATUS 28:28 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG1(dev) (0x0000430c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG1__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG1__APERTURE_INDEX_OFFSET 0xfffffff8 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG1_TRG_POST_WIN 15:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG1_TRG_POST_WIN_0 0x0000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CFG1_TRG_POST_WIN_511 0x01ff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0(dev) (0x00004310+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0__APERTURE_INDEX_OFFSET 0xfffffff4 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_PKTID_REQ_HDR 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_PKTID_REQ_HDR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_PKTID_REQ_DATA 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_PKTID_REQ_DATA_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_PKTID_DOWNGRADE 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_PKTID_DOWNGRADE_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_PKTID_ATSD_HDR 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_PKTID_ATSD_HDR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_PKTID_RESP_HDR 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_PKTID_RESP_HDR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_PKTID_RESP_DATA 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_PKTID_RESP_DATA_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_PKTID_RESP_HDRDATA 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_PKTID_RESP_HDRDATA_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_NCCREAD_NCP 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_NCCREAD_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_NCCREAD_NCNP 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_NCCREAD_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_CCREAD_RWC 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_CCREAD_RWC_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_WRITE_RR_NCP 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_WRITE_RR_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_WRITE_RR_NCNP 12:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_WRITE_RR_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_RMW_NCP 13:13 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_RMW_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_RMW_NCNP 14:14 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_RMW_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_ATOMIC_RR_NCP 15:15 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_ATOMIC_RR_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_ATOMIC_RR_NCNP 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_ATOMIC_RR_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_UPGRADE_DN 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_CMD_UPGRADE_DN_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_FLA_OFF 18:18 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_FLA_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_FLA_ON 19:19 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_FLA_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_COMP_REQ_OFF 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_COMP_REQ_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_COMP_REQ_ON 21:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_COMP_REQ_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_NCR_OFF 22:22 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_NCR_OFF_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_NCR_ON 23:23 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_REQ_NCR_ON_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_FAM_OFF 24:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_FAM_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_FAM_ON 25:25 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_FAM_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_TCEN_OFF 26:26 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_TCEN_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_TCEN_ON 27:27 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_TCEN_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_ADDRTYPE_00 28:28 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_ADDRTYPE_00_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_ADDRTYPE_01 29:29 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_ADDRTYPE_01_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_ADDRTYPE_10 30:30 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_ADDRTYPE_10_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_ADDRTYPE_11 31:31 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT0_ADDRTYPE_11_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1(dev) (0x00004314+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1__APERTURE_INDEX_OFFSET 0xfffffff0 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_CMD_REQRSP_ND 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_CMD_REQRSP_ND_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_CMD_REQRSP_D 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_CMD_REQRSP_D_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_CMD_ATRRSP 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_CMD_ATRRSP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_CMD_PROBERSP_D 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_CMD_PROBERSP_D_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_CMD_TRANSDONE_ND 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_CMD_TRANSDONE_ND_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_CMD_PROBERSP_ND 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_CMD_PROBERSP_ND_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_CMD_TRANSDONE_D 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_CMD_TRANSDONE_D_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_STATE_X 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_STATE_X_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_STATE_I 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_STATE_I_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_STATE_E 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_STATE_E_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_STATE_M 13:13 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_STATE_M_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_POISON_ON 14:14 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_POISON_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_POISON_OFF 15:15 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_POISON_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_ERROR_NO_ERR 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_ERROR_NO_ERR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_ERROR_PRIV_ERR 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_ERROR_PRIV_ERR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_ERROR_UNSUPPORTED_REQ 18:18 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_ERROR_UNSUPPORTED_REQ_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_ERROR_HW_ERR 19:19 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_ERROR_HW_ERR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_CANCEL_OFF 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_CANCEL_OFF_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_CANCEL_ON 21:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_RESP_CANCEL_ON_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_GFID_EN 22:22 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_GFID_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_COLRSPCNT_EN 23:23 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_COLRSPCNT_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_SUBID_EN 24:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_SUBID_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_TDTAG_EN 25:25 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_TDTAG_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_BDF_EN 26:26 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_BDF_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_PASID_EN 27:27 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_PASID_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_ADR_EN 28:28 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_ADR_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_FULL_PACKET_EN 29:29 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_FULL_PACKET_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_PKT_DBG_CAPTURE_PACKET 30:30 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT1_PKT_DBG_CAPTURE_PACKET_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT2(dev) (0x00004318+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT2__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT2__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT2__APERTURE_INDEX_OFFSET 0xffffffec /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT2_SUBID 9:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT2_SUBID_INIT 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT2_TDTAG 25:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT2_TDTAG_INIT 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT3(dev) (0x0000431c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT3__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT3__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT3__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT3__APERTURE_INDEX_OFFSET 0xffffffe8 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT3_BDF 15:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT3_BDF_INIT 0x0000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT3_GFID 23:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT3_GFID_INIT 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT3_COLRSPCNT 31:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT3_COLRSPCNT_INIT 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT4(dev) (0x00004320+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT4__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT4__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT4__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT4__APERTURE_INDEX_OFFSET 0xffffffe4 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT4_PASID 19:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT4_PASID_INIT 0x00000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT5(dev) (0x00004324+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT5__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT5__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT5__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT5__APERTURE_INDEX_OFFSET 0xffffffe0 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT5_ADR_31_3 31:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT5_ADR_31_3_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT6(dev) (0x00004328+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT6__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT6__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT6__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT6__APERTURE_INDEX_OFFSET 0xffffffdc /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT6_ADR_56_32 24:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT6_ADR_56_32_INIT 0x0000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT7(dev) (0x0000432c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT7__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT7__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT7__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT7__APERTURE_INDEX_OFFSET 0xffffffd8 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT7_BITMASK_ADR_31_3 31:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT7_BITMASK_ADR_31_3_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT8(dev) (0x00004330+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT8__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT8__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT8__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT8__APERTURE_INDEX_OFFSET 0xffffffd4 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT8_BITMASK_ADR_56_32 24:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CAP_FILT8_BITMASK_ADR_56_32_INIT 0x0000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0(dev) (0x00004338+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0__APERTURE_INDEX_OFFSET 0xffffffcc /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_PKTID_REQ_HDR 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_PKTID_REQ_HDR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_PKTID_REQ_DATA 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_PKTID_REQ_DATA_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_PKTID_DOWNGRADE 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_PKTID_DOWNGRADE_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_PKTID_ATSD_HDR 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_PKTID_ATSD_HDR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_PKTID_RESP_HDR 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_PKTID_RESP_HDR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_PKTID_RESP_DATA 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_PKTID_RESP_DATA_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_PKTID_RESP_HDRDATA 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_PKTID_RESP_HDRDATA_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_NCCREAD_NCP 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_NCCREAD_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_NCCREAD_NCNP 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_NCCREAD_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_CCREAD_RWC 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_CCREAD_RWC_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_WRITE_RR_NCP 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_WRITE_RR_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_WRITE_RR_NCNP 12:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_WRITE_RR_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_RMW_NCP 13:13 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_RMW_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_RMW_NCNP 14:14 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_RMW_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_ATOMIC_RR_NCP 15:15 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_ATOMIC_RR_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_ATOMIC_RR_NCNP 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_ATOMIC_RR_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_UPGRADE_DN 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_CMD_UPGRADE_DN_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_FLA_OFF 18:18 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_FLA_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_FLA_ON 19:19 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_FLA_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_FAM_OFF 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_FAM_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_FAM_ON 21:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_FAM_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_NCR_OFF 22:22 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_NCR_OFF_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_NCR_ON 23:23 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_REQ_NCR_ON_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_COMP_REQ_OFF 24:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_COMP_REQ_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_COMP_REQ_ON 25:25 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_COMP_REQ_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_TCEN_OFF 26:26 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_TCEN_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_TCEN_ON 27:27 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_TCEN_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_ADDRTYPE_00 28:28 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_ADDRTYPE_00_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_ADDRTYPE_01 29:29 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_ADDRTYPE_01_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_ADDRTYPE_10 30:30 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_ADDRTYPE_10_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_ADDRTYPE_11 31:31 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT0_ADDRTYPE_11_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1(dev) (0x0000433c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1__APERTURE_INDEX_OFFSET 0xffffffc8 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_CMD_REQRSP_ND 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_CMD_REQRSP_ND_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_CMD_REQRSP_D 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_CMD_REQRSP_D_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_CMD_ATRRSP 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_CMD_ATRRSP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_CMD_PROBERSP_D 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_CMD_PROBERSP_D_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_CMD_TRANSDONE_ND 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_CMD_TRANSDONE_ND_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_CMD_PROBERSP_ND 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_CMD_PROBERSP_ND_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_CMD_TRANSDONE_D 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_CMD_TRANSDONE_D_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_STATE_X 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_STATE_X_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_STATE_I 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_STATE_I_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_STATE_E 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_STATE_E_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_STATE_M 13:13 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_STATE_M_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_POISON_ON 14:14 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_POISON_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_POISON_OFF 15:15 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_POISON_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_ERROR_NO_ERR 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_ERROR_NO_ERR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_ERROR_PRIV_ERR 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_ERROR_PRIV_ERR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_ERROR_UNSUPPORTED_REQ 18:18 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_ERROR_UNSUPPORTED_REQ_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_ERROR_HW_ERR 19:19 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_ERROR_HW_ERR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_CANCEL_OFF 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_CANCEL_OFF_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_CANCEL_ON 21:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_RESP_CANCEL_ON_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_GFID_EN 22:22 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_GFID_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_COLRSPCNT_EN 23:23 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_COLRSPCNT_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_SUBID_EN 24:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_SUBID_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_TDTAG_EN 25:25 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_TDTAG_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_BDF_EN 26:26 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_BDF_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_PASID_EN 27:27 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_PASID_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_ADR_EN 28:28 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_ADR_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_DATA_EN 29:29 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_DATA_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_PKT_DEBUG_TRG 30:30 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT1_PKT_DEBUG_TRG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT2(dev) (0x00004340+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT2__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT2__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT2__APERTURE_INDEX_OFFSET 0xffffffc4 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT2_SUBID 9:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT2_SUBID_INIT 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT2_TDTAG 25:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT2_TDTAG_INIT 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT2_GFID 31:26 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT2_GFID_INIT 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT3(dev) (0x00004344+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT3__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT3__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT3__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT3__APERTURE_INDEX_OFFSET 0xffffffc0 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT3_BDF 15:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT3_BDF_INIT 0x0000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT3_LTCSUBID 31:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT3_LTCSUBID_INIT 0x0000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT4(dev) (0x00004348+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT4__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT4__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT4__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT4__APERTURE_INDEX_OFFSET 0xffffffbc /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT4_PASID 19:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT4_PASID_INIT 0x00000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT4_COLRSPCNT 31:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT4_COLRSPCNT_INIT 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT5(dev) (0x0000434c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT5__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT5__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT5__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT5__APERTURE_INDEX_OFFSET 0xffffffb8 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT5_ADR_31_3 31:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT5_ADR_31_3_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT6(dev) (0x00004350+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT6__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT6__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT6__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT6__APERTURE_INDEX_OFFSET 0xffffffb4 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT6_ADR_56_32 24:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT6_ADR_56_32_INIT 0x0000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT7(dev) (0x00004354+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT7__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT7__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT7__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT7__APERTURE_INDEX_OFFSET 0xffffffb0 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT7_BITMASK_ADR_31_3 31:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT7_BITMASK_ADR_31_3_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT8(dev) (0x00004358+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT8__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT8__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT8__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT8__APERTURE_INDEX_OFFSET 0xffffffac /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT8_BITMASK_ADR_56_32 24:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT8_BITMASK_ADR_56_32_INIT 0x0000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT9(dev) (0x0000435c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT9__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT9__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT9__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT9__APERTURE_INDEX_OFFSET 0xffffffa8 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT9_DATA_31_0 31:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_TRG_FILT9_DATA_31_0_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMADR(dev) (0x00004360+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMADR__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMADR__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMADR__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMADR__APERTURE_INDEX_OFFSET 0xffffffa4 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMADR_RDADR 9:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMADR_RDADR_INIT 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMADR_TRG 19:10 /* R-EVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMADR_TRG_INIT 0x000 /* R-E-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMADR_TAIL 29:20 /* R-EVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMADR_TAIL_INIT 0x000 /* R-E-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMADR_WRAP 30:30 /* R-EVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMADR_WRAP_INIT 0x0 /* R-E-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMADR_ALLOW_DATA_RD 31:31 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMADR_ALLOW_DATA_RD_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMDATA0(dev) (0x00004364+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMDATA0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMDATA0__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMDATA0__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMDATA0__APERTURE_INDEX_OFFSET 0xffffffa0 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMDATA0_RDAT 31:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMDATA1(dev) (0x00004368+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMDATA1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMDATA1__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMDATA1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMDATA1__APERTURE_INDEX_OFFSET 0xffffff9c /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMDATA1_RDAT 31:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMDATA2(dev) (0x0000436c+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMDATA2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMDATA2__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMDATA2__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMDATA2__APERTURE_INDEX_OFFSET 0xffffff98 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_RAMDATA2_RDAT 31:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0(dev) (0x00004370+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0__APERTURE_INDEX_OFFSET 0xffffff94 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_TRG_EN 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_TRG_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_NCCREAD_NCP 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_NCCREAD_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_NCCREAD_NCNP 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_NCCREAD_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_CCREAD_RWC 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_CCREAD_RWC_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_WRITE_RR_NCP 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_WRITE_RR_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_WRITE_RR_NCNP 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_WRITE_RR_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_RMW_NCP 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_RMW_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_RMW_NCNP 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_RMW_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_ATOMIC_RR_NCP 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_ATOMIC_RR_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_ATOMIC_RR_NCNP 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_ATOMIC_RR_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_UPGRADE_DN 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_UPGRADE_DN_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_DOWNGRADE 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_DOWNGRADE_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_ATD 12:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_CMD_ATD_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_SUBID_EN 13:13 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_SUBID_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_ADR_EN 14:14 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT0_ADR_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT1(dev) (0x00004374+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT1__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT1__APERTURE_INDEX_OFFSET 0xffffff90 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT1_ADR_31_3 31:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT1_ADR_31_3_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT2(dev) (0x00004378+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT2__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT2__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT2__APERTURE_INDEX_OFFSET 0xffffff8c /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT2_ADR_36_32 4:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT2_ADR_36_32_INIT 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT2_SUBID 25:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_DBG_CPUREQ_TRG_HSH2NVLTL_FILT2_SUBID_INIT 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG(dev) (0x00004030+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG__PRIV_LEVEL_MASK(dev) (0x00004150+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG_DISABLE_MULTIVALID 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG_DISABLE_MULTIVALID_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG_DISABLE_MULTIVALID_DISABLED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG_DISABLE_MULTIVALID_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG_XBAR_RESP_INTERLEAVING 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG_XBAR_RESP_INTERLEAVING_DISABLED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG_XBAR_RESP_INTERLEAVING_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG_XBAR_RESP_INTERLEAVING_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG_IGNORE_WAKEUP 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG_IGNORE_WAKEUP_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG_IGNORE_WAKEUP_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG_IGNORE_WAKEUP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG_FLUSH_COUNT_FILT 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG_FLUSH_COUNT_FILT_INIT 0xa /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG_GR_IDLE_COUNT_FILT 15:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_FBH2HSH_CFG_GR_IDLE_COUNT_FILT_INIT 0x32 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG(dev) (0x00004040+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG__PRIV_LEVEL_MASK(dev) (0x00004150+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_NVL_256B_SYSMEM_EN 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_NVL_256B_SYSMEM_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_NVL_256B_SYSMEM_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_NVL_256B_SYSMEM_EN_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_NVL_256B_PEERMEM_EN 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_NVL_256B_PEERMEM_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_NVL_256B_PEERMEM_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_NVL_256B_PEERMEM_EN_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_CONCAT_WR_EN 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_CONCAT_WR_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_CONCAT_WR_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_CONCAT_WR_EN_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_MERGE_WR_EN 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_MERGE_WR_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_MERGE_WR_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_MERGE_WR_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_IGNORE_WAKEUP 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_IGNORE_WAKEUP_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_IGNORE_WAKEUP_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_IGNORE_WAKEUP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_FORCE_DIS_L2BYPASS_SYSMEM 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_FORCE_DIS_L2BYPASS_SYSMEM_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_FORCE_DIS_L2BYPASS_SYSMEM_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_FORCE_DIS_L2BYPASS_SYSMEM_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_FORCE_DIS_L2BYPASS_PEERMEM 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_FORCE_DIS_L2BYPASS_PEERMEM_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_FORCE_DIS_L2BYPASS_PEERMEM_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_CE2HSH_CFG_FORCE_DIS_L2BYPASS_PEERMEM_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_MMU_CFG(dev) (0x00004050+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_MMU_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_MMU_CFG_VAL 31:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_MMU_CFG_VAL_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ITER_CFG(dev) (0x00004060+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_ITER_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ITER_CFG_VAL 31:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ITER_CFG_VAL_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG0(dev) (0x00004070+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG0__PRIV_LEVEL_MASK(dev) (0x00004154+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG0__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG0_LIMIT_ALL 9:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG0_LIMIT_ALL_INIT 0x3ff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG0_RRRB_LIMIT_ALL 29:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG0_RRRB_LIMIT_ALL_INIT 0x3fff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG1(dev) (0x00004074+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG1__PRIV_LEVEL_MASK(dev) (0x00004154+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG1_LIMIT_CE 9:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG1_LIMIT_CE_INIT 0x3ff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG1_LIMIT_NVL 25:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG1_LIMIT_NVL_INIT 0x3ff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG2(dev) (0x00004078+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG2__PRIV_LEVEL_MASK(dev) (0x00004154+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG2__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG2_RRRB_LIMIT_CE 13:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG2_RRRB_LIMIT_CE_INIT 0x3fff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG2_RRRB_LIMIT_NVL 29:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG2_RRRB_LIMIT_NVL_INIT 0x3fff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG3(dev) (0x0000407c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG3__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG3__PRIV_LEVEL_MASK(dev) (0x00004154+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG3__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG3_LIMIT_PD 9:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG3_LIMIT_PD_INIT 0x3ff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG3_RRRB_LIMIT_PD 29:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG3_RRRB_LIMIT_PD_INIT 0x3fff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG4(dev) (0x000040b0+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG4__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG4__PRIV_LEVEL_MASK(dev) (0x00004154+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG4__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG4_LIMIT_B_VC 9:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG4_LIMIT_B_VC_INIT 0x3ff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG4_RRRB_LIMIT_B_VC 29:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG4_RRRB_LIMIT_B_VC_INIT 0x3fff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG5(dev) (0x000040b4+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG5__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG5__PRIV_LEVEL_MASK(dev) (0x00004154+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG5__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG5_LIMIT_CREQ_VC 9:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG5_LIMIT_CREQ_VC_INIT 0x3ff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG5_RRRB_LIMIT_CREQ_VC 29:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG5_RRRB_LIMIT_CREQ_VC_INIT 0x3fff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG6(dev) (0x000040b8+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG6__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG6__PRIV_LEVEL_MASK(dev) (0x00004154+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG6__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG6_LIMIT_DGD_NINB_VC 9:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG6_LIMIT_DGD_NINB_VC_INIT 0x3ff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG6_RRRB_LIMIT_DGD_NINB_VC 29:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_XRDAT_CFG6_RRRB_LIMIT_DGD_NINB_VC_INIT 0x3fff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PD2HSH_MSG_CFG(dev) (0x000040bc+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_PD2HSH_MSG_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_PD2HSH_MSG_CFG__PRIV_LEVEL_MASK(dev) (0x00004150+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_PD2HSH_MSG_CFG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_PD2HSH_MSG_CFG_IGNORE_WAKEUP 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PD2HSH_MSG_CFG_IGNORE_WAKEUP_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PD2HSH_MSG_CFG_IGNORE_WAKEUP_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PD2HSH_MSG_CFG_IGNORE_WAKEUP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL(dev) (0x00004080+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL__PRIV_LEVEL_MASK(dev) (0x00004158+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_BLOCK_EN_CMD 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_BLOCK_EN_CMD_UNARMED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_BLOCK_EN_CMD_ARMED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_BLOCK_EN_CMD_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_BLOCK_EN_STATUS 1:1 /* R-EVF */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_BLOCK_EN_STATUS_BUSY 0x0 /* R---V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_BLOCK_EN_STATUS_ACKED 0x1 /* R---V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_BLOCK_EN_STATUS_INIT 0x0 /* R-E-V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_BLOCK_INTR_STAT 2:2 /* R-EVF */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_BLOCK_INTR_STAT_NOT_ASSERTED 0x0 /* R---V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_BLOCK_INTR_STAT_ASSERTED 0x1 /* R---V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_BLOCK_INTR_STAT_INIT 0x0 /* R-E-V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_INTR_OVERRIDE_VAL 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_INTR_OVERRIDE_VAL_FALSE 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_INTR_OVERRIDE_VAL_TRUE 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_INTR_OVERRIDE_VAL_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_BLOCK_UTLB_REQ 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_BLOCK_UTLB_REQ_FALSE 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_BLOCK_UTLB_REQ_TRUE 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_BLOCK_UTLB_REQ_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_NVLIDLE_IGNORE_CRCLR 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_NVLIDLE_IGNORE_CRCLR_FALSE 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_NVLIDLE_IGNORE_CRCLR_TRUE 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_NVLIDLE_IGNORE_CRCLR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_OUTSTANDING_REQ 31:16 /* R-EVF */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_CTRL_OUTSTANDING_REQ_INIT 0x0000 /* R-E-V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG0(dev) (0x00004084+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG0_OP 4:0 /* R-EVF */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG0_OP_INIT 0x00 /* R-E-V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG0_RD 5:5 /* R-EVF */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG0_RD_INIT 0x0 /* R-E-V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG0_ADR_LO 31:6 /* R-EVF */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG0_ADR_LO_INIT 0x0000000 /* R-E-V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG1(dev) (0x00004088+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG1_ADR_HI 13:0 /* R-EVF */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG1_ADR_HI_INIT 0x0000 /* R-E-V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG1_SUBID 21:14 /* R-EVF */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG1_SUBID_INIT 0x00 /* R-E-V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG1_WID 24:22 /* R-EVF */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG1_WID_INIT 0x0 /* R-E-V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG1_SZ 28:25 /* R-EVF */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG1_SZ_INIT 0x0 /* R-E-V */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG1_NVL_ID 31:29 /* R-EVF */
|
|
#define NV_PFB_HSHUB_IG_SYS_FB_BLOCKER_DEBUG1_NVL_ID_INIT 0x0 /* R-E-V */
|
|
#define NV_PFB_HSHUB_IG_NVL_ACCESS_CNTR(dev) (0x0000408c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVL_ACCESS_CNTR__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVL_ACCESS_CNTR__PRIV_LEVEL_MASK(dev) (0x00004150+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVL_ACCESS_CNTR__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVL_ACCESS_CNTR_DROP_MIGRATE_OUT_REQ 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVL_ACCESS_CNTR_DROP_MIGRATE_OUT_REQ_ENABLE 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVL_ACCESS_CNTR_DROP_MIGRATE_OUT_REQ_DISABLE 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVL_ACCESS_CNTR_DROP_MIGRATE_OUT_REQ_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB2IDLE_FILT_COUNT(dev) (0x00004090+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_ARB2IDLE_FILT_COUNT__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ARB2IDLE_FILT_COUNT__PRIV_LEVEL_MASK(dev) (0x00004158+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_ARB2IDLE_FILT_COUNT__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ARB2IDLE_FILT_COUNT_IG_IDLE 7:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB2IDLE_FILT_COUNT_IG_IDLE_INIT 0x05 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ARB2IDLE_FILT_COUNT_EG_IDLE 15:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_ARB2IDLE_FILT_COUNT_EG_IDLE_INIT 0x05 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_TDTDAT_CFG0(dev) (0x000040a0+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_TDTDAT_CFG0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_TDTDAT_CFG0__PRIV_LEVEL_MASK(dev) (0x00004154+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_TDTDAT_CFG0__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_TDTDAT_CFG0_LIMIT_SHARED 9:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_TDTDAT_CFG0_LIMIT_SHARED_INIT 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_TDTDAT_CFG1(dev) (0x000040a4+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_TDTDAT_CFG1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_TDTDAT_CFG1__PRIV_LEVEL_MASK(dev) (0x00004154+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_TDTDAT_CFG1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_TDTDAT_CFG1_LIMIT_REQ 9:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_TDTDAT_CFG1_LIMIT_REQ_INIT 0x3ff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_TDTDAT_CFG1_LIMIT_DGD 25:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_TDTDAT_CFG1_LIMIT_DGD_INIT 0x3ff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVL_XRDAT_CFG(dev) (0x000040a8+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVL_XRDAT_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVL_XRDAT_CFG__PRIV_LEVEL_MASK(dev) (0x00004154+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVL_XRDAT_CFG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVL_XRDAT_CFG_LIMIT 16:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVL_XRDAT_CFG_LIMIT_INIT 0x003c0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0(dev) (0x00004100+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE0 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE1 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE1_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE1_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE2 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE2_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE2_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE3 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE3_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE3_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE4 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE4_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE4_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE5 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE5_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE5_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE6 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE6_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE6_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE7 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE7_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_CE7_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL0 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL1 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL1_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL1_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL2 18:18 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL2_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL2_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL3 19:19 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL3_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL3_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL4 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL4_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL4_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL5 21:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL5_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL5_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL6 22:22 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL6_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL6_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL7 23:23 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL7_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_NVL7_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_PDMSG0 24:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_PDMSG0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_PDMSG0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_PDMSG1 25:25 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_PDMSG1_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_PDMSG1_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_PDRD0 26:26 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_PDRD0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_PDRD0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_ISO0 27:27 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_ISO0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_ISO0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_ISO1 28:28 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_ISO1_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER0_ISO1_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1(dev) (0x00004104+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_FBH0 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_FBH0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_FBH0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_FBH1 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_FBH1_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_FBH1_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR0 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR1 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR1_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR1_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR2 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR2_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR2_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR3 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR3_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR3_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR4 12:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR4_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR4_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR5 13:13 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR5_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR5_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR6 14:14 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR6_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR6_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR7 15:15 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR7_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XBAR7_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XVEIGEG0 24:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XVEIGEG0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XVEIGEG0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XVEIGRR0 25:25 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XVEIGRR0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER1_XVEIGRR0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2(dev) (0x00004108+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG0 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG1 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG1_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG1_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG2 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG2_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG2_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG3 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG3_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG3_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG4 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG4_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG4_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG5 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG5_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG5_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG6 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG6_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG6_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG7 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG7_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGEG7_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR0 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR1 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR1_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR1_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR2 18:18 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR2_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR2_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR3 19:19 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR3_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR3_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR4 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR4_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR4_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR5 21:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR5_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR5_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR6 22:22 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR6_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR6_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR7 23:23 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR7_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER2_IGRR7_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3(dev) (0x0000410c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_NB 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_NB_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_NB_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_B 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_B_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_B_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_NINB 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_NINB_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_NINB_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_ISO 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_ISO_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_ISO_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_REQ 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_REQ_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_REQ_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_RSP 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_RSP_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_RSP_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_FLUSH 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_FLUSH_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_FLUSH_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_ATSD 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_ATSD_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_ATSD_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_DGD 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_DGD_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_DGD_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_RESP 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_RESP_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_RESP_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_B_ATR 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_B_ATR_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_B_ATR_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_CREQ 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_CREQ_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_CREQ_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_NINB_ATSD 12:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_NINB_ATSD_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_NINB_ATSD_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_RESP_RSP 13:13 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_RESP_RSP_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_VC_RESP_RSP_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_ATSD 15:15 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_ATSD_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_ATSD_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_RD 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_RD_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_RD_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_WR 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_WR_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_WR_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_GRED 18:18 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_GRED_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_GRED_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_GATOM 19:19 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_GATOM_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_GATOM_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_WDAT 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_WDAT_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_WDAT_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_RDAT 21:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_RDAT_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_RDAT_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_UG 22:22 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_UG_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_UG_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_DG 23:23 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_DG_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_DG_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_TID_FILTER 29:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_TID_FILTER_INIT 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_RMW 30:30 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_RMW_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_RMW_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_RWC 31:31 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_RWC_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER3_PKT_RWC_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER4(dev) (0x00004128+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER4__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER4_APERTURE_VID 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER4_APERTURE_VID_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER4_APERTURE_VID_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER4_APERTURE_SYS 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER4_APERTURE_SYS_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER4_APERTURE_SYS_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER4_APERTURE_PEER 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER4_APERTURE_PEER_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER4_APERTURE_PEER_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER4_TDPKT_RESP 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER4_TDPKT_RESP_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER4_TDPKT_RESP_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER4_TDPKT_RESP_DATA 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER4_TDPKT_RESP_DATA_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_PM_FILTER4_TDPKT_RESP_DATA_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_IDLE0(dev) (0x00004120+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_IDLE0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_IDLE0_NVLTL2HSH0 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE0_NVLTL2HSH1 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE0_NVLTL2HSH2 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE0_NVLTL2HSH3 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE0_NVLTL2HSH_FLUSH0 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE0_NVLTL2HSH_FLUSH1 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE0_NVLTL2HSH_FLUSH2 10:10 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE0_NVLTL2HSH_FLUSH3 11:11 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE0_FBH2HSH0 16:16 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE0_FBH2HSH1 17:17 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE0_CE2HSH0 20:20 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE0_CE2HSH1 21:21 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE0_CE2HSH2 22:22 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE0_CE2HSH3 23:23 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE1(dev) (0x00004124+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_IDLE1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_IDLE1_MMU0 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE1_MMU1 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE1_ARB 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE1_CDT 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE1_NVLINK 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE1_NISO 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE1_XRT0 12:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE1_XRT1 13:13 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE1_XRT2 14:14 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE1_XRT3 15:15 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE1_XRT4 16:16 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE1_XRT5 17:17 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE1_XRT6 18:18 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE1_XRT7 19:19 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE1_ALL 20:20 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_IDLE1_IG 31:31 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_SPARE(dev) (0x00004138+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_SPARE__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_SPARE_DATA 31:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_SPARE_DATA_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_CYA_SPARE(dev) (0x0000413c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_CYA_SPARE__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_SPARE__PRIV_LEVEL_MASK(dev) (0x00004150+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_SPARE__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_CYA_SPARE_DATA 31:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_CYA_SPARE_DATA_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ERROR(dev) (0x000041a0+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_ERROR__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ERROR_NVLTL2HSH0_BUBBLE 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_NVLTL2HSH1_BUBBLE 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_NVLTL2HSH2_BUBBLE 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_NVLTL2HSH3_BUBBLE 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_NVLTL2HSH0_INCORRECT_SZ 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_NVLTL2HSH1_INCORRECT_SZ 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_NVLTL2HSH2_INCORRECT_SZ 10:10 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_NVLTL2HSH3_INCORRECT_SZ 11:11 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_NVLTL2HSH0_DUPE_FLUSH 16:16 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_NVLTL2HSH1_DUPE_FLUSH 17:17 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_NVLTL2HSH2_DUPE_FLUSH 18:18 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_NVLTL2HSH3_DUPE_FLUSH 19:19 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_NVLTL2HSH0_10BIT_MISMATCH 24:24 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_NVLTL2HSH1_10BIT_MISMATCH 25:25 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_NVLTL2HSH2_10BIT_MISMATCH 26:26 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_NVLTL2HSH3_10BIT_MISMATCH 27:27 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_NVLTL2HSH4_10BIT_MISMATCH 28:28 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_NVLTL2HSH5_10BIT_MISMATCH 29:29 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2(dev) (0x000041a4+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH0_BDF_MISMATCH 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH1_BDF_MISMATCH 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH2_BDF_MISMATCH 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH3_BDF_MISMATCH 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH4_BDF_MISMATCH 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH5_BDF_MISMATCH 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH0_INCORRECT_ATR_RESP 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH1_INCORRECT_ATR_RESP 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH2_INCORRECT_ATR_RESP 10:10 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH3_INCORRECT_ATR_RESP 11:11 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH4_INCORRECT_ATR_RESP 12:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH5_INCORRECT_ATR_RESP 13:13 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH0_INCORRECT_PROBE_TRANSDONE_RESP 16:16 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH1_INCORRECT_PROBE_TRANSDONE_RESP 17:17 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH2_INCORRECT_PROBE_TRANSDONE_RESP 18:18 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH3_INCORRECT_PROBE_TRANSDONE_RESP 19:19 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH4_INCORRECT_PROBE_TRANSDONE_RESP 20:20 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH5_INCORRECT_PROBE_TRANSDONE_RESP 21:21 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH0_COMP_RESP_TO_NON_TEX 24:24 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH1_COMP_RESP_TO_NON_TEX 25:25 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH2_COMP_RESP_TO_NON_TEX 26:26 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH3_COMP_RESP_TO_NON_TEX 27:27 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH4_COMP_RESP_TO_NON_TEX 28:28 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_2_NVLTL2HSH5_COMP_RESP_TO_NON_TEX 29:29 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_3(dev) (0x000041a8+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_ERROR_3__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ERROR_3_NVLTL2HSH0_CPU_PKT_ON_PEER_LINK 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_3_NVLTL2HSH1_CPU_PKT_ON_PEER_LINK 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_3_NVLTL2HSH2_CPU_PKT_ON_PEER_LINK 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_3_NVLTL2HSH3_CPU_PKT_ON_PEER_LINK 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_3_NVLTL2HSH4_CPU_PKT_ON_PEER_LINK 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_3_NVLTL2HSH5_CPU_PKT_ON_PEER_LINK 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_3_NVLTL2HSH0_MULTIBEAT_COMP_RESP 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_3_NVLTL2HSH1_MULTIBEAT_COMP_RESP 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_3_NVLTL2HSH2_MULTIBEAT_COMP_RESP 10:10 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_3_NVLTL2HSH3_MULTIBEAT_COMP_RESP 11:11 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_3_NVLTL2HSH4_MULTIBEAT_COMP_RESP 12:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_3_NVLTL2HSH5_MULTIBEAT_COMP_RESP 13:13 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4(dev) (0x000041ac+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH0_MIG_OUT_CDT_WRAP 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH1_MIG_OUT_CDT_WRAP 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH2_MIG_OUT_CDT_WRAP 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH3_MIG_OUT_CDT_WRAP 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH4_MIG_OUT_CDT_WRAP 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH5_MIG_OUT_CDT_WRAP 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH0_IFACE_CDT_WRAP 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH1_IFACE_CDT_WRAP 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH2_IFACE_CDT_WRAP 10:10 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH3_IFACE_CDT_WRAP 11:11 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH4_IFACE_CDT_WRAP 12:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH5_IFACE_CDT_WRAP 13:13 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH0_TID_INCORRECT 16:16 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH1_TID_INCORRECT 17:17 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH2_TID_INCORRECT 18:18 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH3_TID_INCORRECT 19:19 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH4_TID_INCORRECT 20:20 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH5_TID_INCORRECT 21:21 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH0_PKT_FIELD_INCORRECT 24:24 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH1_PKT_FIELD_INCORRECT 25:25 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH2_PKT_FIELD_INCORRECT 26:26 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH3_PKT_FIELD_INCORRECT 27:27 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH4_PKT_FIELD_INCORRECT 28:28 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_4_NVLTL2HSH5_PKT_FIELD_INCORRECT 29:29 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5(dev) (0x000041b0+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH0_INVALID_PKTID 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH1_INVALID_PKTID 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH2_INVALID_PKTID 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH3_INVALID_PKTID 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH4_INVALID_PKTID 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH5_INVALID_PKTID 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH0_INVALID_PKT_ON_VC 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH1_INVALID_PKT_ON_VC 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH2_INVALID_PKT_ON_VC 10:10 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH3_INVALID_PKT_ON_VC 11:11 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH4_INVALID_PKT_ON_VC 12:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH5_INVALID_PKT_ON_VC 13:13 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH0_FLUSH_CNT_WRAP 16:16 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH1_FLUSH_CNT_WRAP 17:17 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH2_FLUSH_CNT_WRAP 18:18 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH3_FLUSH_CNT_WRAP 19:19 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH4_FLUSH_CNT_WRAP 20:20 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH5_FLUSH_CNT_WRAP 21:21 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH0_TDT_CNT_WRAP 24:24 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH1_TDT_CNT_WRAP 25:25 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH2_TDT_CNT_WRAP 26:26 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH3_TDT_CNT_WRAP 27:27 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH4_TDT_CNT_WRAP 28:28 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_5_NVLTL2HSH5_TDT_CNT_WRAP 29:29 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6(dev) (0x000041b4+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6_NVLTL2HSH0_INVALID_BURST 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6_NVLTL2HSH1_INVALID_BURST 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6_NVLTL2HSH2_INVALID_BURST 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6_NVLTL2HSH3_INVALID_BURST 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6_NVLTL2HSH4_INVALID_BURST 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6_NVLTL2HSH5_INVALID_BURST 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6_NVLTL2HSH0_ATS_PKT_ON_PEER 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6_NVLTL2HSH1_ATS_PKT_ON_PEER 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6_NVLTL2HSH2_ATS_PKT_ON_PEER 10:10 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6_NVLTL2HSH3_ATS_PKT_ON_PEER 11:11 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6_NVLTL2HSH4_ATS_PKT_ON_PEER 12:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6_NVLTL2HSH5_ATS_PKT_ON_PEER 13:13 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6_NVLTL2HSH0_RESP_BURST 24:24 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6_NVLTL2HSH1_RESP_BURST 25:25 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6_NVLTL2HSH2_RESP_BURST 26:26 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6_NVLTL2HSH3_RESP_BURST 27:27 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6_NVLTL2HSH4_RESP_BURST 28:28 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_6_NVLTL2HSH5_RESP_BURST 29:29 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_7(dev) (0x000041b8+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_ERROR_7__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ERROR_7_FBH2HSH0_IFACE_CDT_WRAP 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_7_FBH2HSH1_IFACE_CDT_WRAP 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_7_FBH2HSH0_HUB_INST_ID_ERR 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_7_FBH2HSH1_HUB_INST_ID_ERR 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_7_FBH2HSH0_TID_INCORRECT 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_7_FBH2HSH1_TID_INCORRECT 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_7_FBH2HSH0_PKT_FIELD_INCORRECT 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_7_FBH2HSH1_PKT_FIELD_INCORRECT 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_7_FBH2HSH0_INVALID_PKTID 12:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_7_FBH2HSH1_INVALID_PKTID 13:13 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_7_FBH2HSH0_INVALID_PKT_ON_VC 16:16 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_7_FBH2HSH1_INVALID_PKT_ON_VC 17:17 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_7_FBH2HSH0_INVALID_BURST 20:20 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_7_FBH2HSH1_INVALID_BURST 21:21 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_7_FBH2HSH0_UT_ERROR 24:24 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_7_FBH2HSH1_UT_ERROR 25:25 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8(dev) (0x000041bc+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR0_IFACE_CDT_WRAP 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR1_IFACE_CDT_WRAP 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR2_IFACE_CDT_WRAP 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR3_IFACE_CDT_WRAP 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR4_IFACE_CDT_WRAP 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR5_IFACE_CDT_WRAP 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR6_IFACE_CDT_WRAP 6:6 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR7_IFACE_CDT_WRAP 7:7 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR0_ASYNC_CDT_WRAP 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR1_ASYNC_CDT_WRAP 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR2_ASYNC_CDT_WRAP 10:10 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR3_ASYNC_CDT_WRAP 11:11 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR4_ASYNC_CDT_WRAP 12:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR5_ASYNC_CDT_WRAP 13:13 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR6_ASYNC_CDT_WRAP 14:14 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR7_ASYNC_CDT_WRAP 15:15 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR0_RT_CNT_WRAP 16:16 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR1_RT_CNT_WRAP 17:17 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR2_RT_CNT_WRAP 18:18 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR3_RT_CNT_WRAP 19:19 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR4_RT_CNT_WRAP 20:20 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR5_RT_CNT_WRAP 21:21 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR6_RT_CNT_WRAP 22:22 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR7_RT_CNT_WRAP 23:23 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR0_FREE_UNOCC_ENTRY 24:24 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR1_FREE_UNOCC_ENTRY 25:25 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR2_FREE_UNOCC_ENTRY 26:26 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR3_FREE_UNOCC_ENTRY 27:27 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR4_FREE_UNOCC_ENTRY 28:28 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR5_FREE_UNOCC_ENTRY 29:29 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR6_FREE_UNOCC_ENTRY 30:30 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_8_HNIC2XBAR7_FREE_UNOCC_ENTRY 31:31 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_9(dev) (0x000041c0+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_ERROR_9__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ERROR_9_MMU2HSH0_UT_ERROR 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_9_MMU2HSH1_UT_ERROR 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_9_MMU2HSH2_UT_ERROR 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_9_NVLTL2HSH0_DECOMPR_UNSUPPORTED_COMP_STAT 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_9_NVLTL2HSH1_DECOMPR_UNSUPPORTED_COMP_STAT 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_9_NVLTL2HSH2_DECOMPR_UNSUPPORTED_COMP_STAT 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_9_NVLTL2HSH3_DECOMPR_UNSUPPORTED_COMP_STAT 6:6 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_9_NVLTL2HSH4_DECOMPR_UNSUPPORTED_COMP_STAT 7:7 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_9_NVLTL2HSH5_DECOMPR_UNSUPPORTED_COMP_STAT 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_9_NVLTL2HSH0_DECOMPR_INCORRECT_EOP 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_9_NVLTL2HSH1_DECOMPR_INCORRECT_EOP 10:10 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_9_NVLTL2HSH2_DECOMPR_INCORRECT_EOP 11:11 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_9_NVLTL2HSH3_DECOMPR_INCORRECT_EOP 12:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_9_NVLTL2HSH4_DECOMPR_INCORRECT_EOP 13:13 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_9_NVLTL2HSH5_DECOMPR_INCORRECT_EOP 14:14 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_9_ISO_RRRB_CNT_WRAPS 15:15 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11(dev) (0x000041c8+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_FBH2HSH_PD_PKT_INCORRECT 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_FBH2HSH_PD_RESP_UNIT_INCORRECT 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_FBH2HSH_PD_MASK_PACK_RD_INCORRECT 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_FBH2HSH_PD_RD1_RD2_SUBID_MISMATCH 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_FBH2HSH_PD_RD_REQ_MASK_WITH_HOLES 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_FBH2HSH_PD_PACK_RD_REQ_MASK_HOLES 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_FBH2HSH_PD_CDT_WRAP 6:6 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_FBH2HSH_PD_RD1_RD2_MASK_SAME 7:7 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_PD2HSH_MSG0_CDT_WRAP 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_PD2HSH_MSG1_CDT_WRAP 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_ISO2HSH0_CDT_WRAP 10:10 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_ISO2HSH1_CDT_WRAP 11:11 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_ISO_WID_INCORRECT 12:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_ISO_SZ_INCORRECT 13:13 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_ISO_ORDER_ID_INCORRECT 14:14 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_ISO_ADDR_NOT_128B_ALIGN 15:15 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_ISO_PAGE_SZ_NOT_ZERO 16:16 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_ISO_LINE_CLASS_NOT_ZERO 17:17 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_MISC_NON_NVL_ON_BLOCKED 18:18 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_FBH_INVALID_HSHUB_ROUTING_SYS 19:19 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_11_FBH_INVALID_HSHUB_ROUTING_PEER 20:20 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12(dev) (0x000041cc+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH0_TCEN_CNT_ERROR 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH1_TCEN_CNT_ERROR 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH2_TCEN_CNT_ERROR 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH3_TCEN_CNT_ERROR 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH0_ROBF_ERROR 6:6 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH1_ROBF_ERROR 7:7 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH2_ROBF_ERROR 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH3_ROBF_ERROR 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH0_CREDIT_CLR_ERROR 12:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH1_CREDIT_CLR_ERROR 13:13 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH2_CREDIT_CLR_ERROR 14:14 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH3_CREDIT_CLR_ERROR 15:15 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH0_SYSREQ_FLA_ERROR 18:18 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH1_SYSREQ_FLA_ERROR 19:19 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH2_SYSREQ_FLA_ERROR 20:20 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH3_SYSREQ_FLA_ERROR 21:21 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH0_UNSUPP_ADDR_TYPE 24:24 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH1_UNSUPP_ADDR_TYPE 25:25 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH2_UNSUPP_ADDR_TYPE 26:26 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ERROR_12_NVLTL2HSH3_UNSUPP_ADDR_TYPE 27:27 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG(dev) (0x00004130+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG__PRIV_LEVEL_MASK(dev) (0x0000415c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH0_FORCE_SYSMEM_APERTURE 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH0_FORCE_SYSMEM_APERTURE_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH0_FORCE_SYSMEM_APERTURE_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH0_FORCE_SYSMEM_APERTURE_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH1_FORCE_SYSMEM_APERTURE 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH1_FORCE_SYSMEM_APERTURE_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH1_FORCE_SYSMEM_APERTURE_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH1_FORCE_SYSMEM_APERTURE_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH2_FORCE_SYSMEM_APERTURE 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH2_FORCE_SYSMEM_APERTURE_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH2_FORCE_SYSMEM_APERTURE_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH2_FORCE_SYSMEM_APERTURE_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH3_FORCE_SYSMEM_APERTURE 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH3_FORCE_SYSMEM_APERTURE_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH3_FORCE_SYSMEM_APERTURE_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH3_FORCE_SYSMEM_APERTURE_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH_BLOCK_ARB_FORCE 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH_BLOCK_ARB_FORCE_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH_BLOCK_ARB_FORCE_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH_BLOCK_ARB_FORCE_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH_BLOCK_ARB_ON_ERROR 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH_BLOCK_ARB_ON_ERROR_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH_BLOCK_ARB_ON_ERROR_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_DEBUG_CFG_NVLTL2HSH_BLOCK_ARB_ON_ERROR_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_ISO_READ_LIMITS(dev) (0x00004200+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_ISO_READ_LIMITS__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ISO_READ_LIMITS_RT 11:0 /* RWIVF */
|
|
#define NV_PFB_HSHUB_IG_ISO_READ_LIMITS_RT_MAX 0x3aa /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ISO_READ_LIMITS_RT_ZERO 0x000 /* RWI-V */
|
|
#define NV_PFB_HSHUB_IG_ISO_READ_LIMITS_RRRB_FULL 23:12 /* RWIVF */
|
|
#define NV_PFB_HSHUB_IG_ISO_READ_LIMITS_RRRB_FULL_MAX 0x756 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ISO_READ_LIMITS_RRRB_FULL_ZERO 0x000 /* RWI-V */
|
|
#define NV_PFB_HSHUB_IG_ISO_READ_LIMITS_RRRB_DYNAMIC_SIZE 30:30 /* RWIVF */
|
|
#define NV_PFB_HSHUB_IG_ISO_READ_LIMITS_RRRB_DYNAMIC_SIZE_INIT 0x0 /* RWI-V */
|
|
#define NV_PFB_HSHUB_IG_ISO_READ_LIMITS_RRRB_DYNAMIC_SIZE_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ISO_READ_LIMITS_RRRB_DYNAMIC_SIZE_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ISO_READ_LIMITS1(dev) (0x00004204+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_ISO_READ_LIMITS1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ISO_READ_LIMITS1_RRRB_REDUCED 11:0 /* RWIVF */
|
|
#define NV_PFB_HSHUB_IG_ISO_READ_LIMITS1_RRRB_REDUCED_IMP 0x1b0 /* RWI-V */
|
|
#define NV_PFB_HSHUB_IG_ISO_READ_LIMITS1_RRRB_REDUCED_MAX 0x756 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ISO_READ_LIMITS1_RRRB_REDUCED_ZERO 0x000 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ISO_DEPTH_RRRB(dev) (0x00004208+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_ISO_DEPTH_RRRB__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ISO_DEPTH_RRRB_HW 11:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ISO_DEPTH_RRRB_PROG 23:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ISO_DEPTH_RRRB_ENTRY_SIZE 30:30 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ISO_DEPTH_RRRB_ENTRY_SIZE_32B 0x0 /* R---V */
|
|
#define NV_PFB_HSHUB_IG_ISO_DEPTH_RRRB_ENTRY_SIZE_64B 0x1 /* R---V */
|
|
#define NV_PFB_HSHUB_IG_ISO_DEPTH_RRRB_CFG_ACTIVE 31:31 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ISO_DEPTH_RRRB_CFG_ACTIVE_FULL 0x0 /* R---V */
|
|
#define NV_PFB_HSHUB_IG_ISO_DEPTH_RRRB_CFG_ACTIVE_REDUCED 0x1 /* R---V */
|
|
#define NV_PFB_HSHUB_IG_ISO_DEPTH1_RRRB(dev) (0x00004210+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_IG_ISO_DEPTH1_RRRB__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ISO_DEPTH1_RRRB_PORT0_USED 11:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ISO_DEPTH1_RRRB_PORT1_USED 23:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_IG_ISO_CFG(dev) (0x00004214+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_ISO_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ISO_CFG__PRIV_LEVEL_MASK(dev) (0x00004150+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_ISO_CFG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_ISO_CFG_READ_PACKING 0:0 /* RWIVF */
|
|
#define NV_PFB_HSHUB_IG_ISO_CFG_READ_PACKING_DISABLED 0x0 /* RWI-V */
|
|
#define NV_PFB_HSHUB_IG_ISO_CFG_READ_PACKING_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ISO_CFG_ALL_CLIENTS_REDUCE_RRRB 16:16 /* RWIVF */
|
|
#define NV_PFB_HSHUB_IG_ISO_CFG_ALL_CLIENTS_REDUCE_RRRB_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_ISO_CFG_ALL_CLIENTS_REDUCE_RRRB_DIS 0x0 /* RWI-V */
|
|
#define NV_PFB_HSHUB_IG_ISO_CFG_DISTRIBUTED_RRRB_MODE 17:17 /* RWIVF */
|
|
#define NV_PFB_HSHUB_IG_ISO_CFG_DISTRIBUTED_RRRB_MODE_EN 0x1 /* RWI-V */
|
|
#define NV_PFB_HSHUB_IG_ISO_CFG_DISTRIBUTED_RRRB_MODE_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT(dev) (0x0000420c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT__PRIV_LEVEL_MASK(dev) (0x00004164+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT_NVL0 7:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT_NVL0_INIT 0xff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT_NVL0_MAX 0xff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT_NVL0_MIN 0x01 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT_NVL1 15:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT_NVL1_INIT 0xff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT_NVL1_MAX 0xff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT_NVL1_MIN 0x01 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT_NVL2 23:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT_NVL2_INIT 0xff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT_NVL2_MAX 0xff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT_NVL2_MIN 0x01 /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT_NVL3 31:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT_NVL3_INIT 0xff /* RWE-V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT_NVL3_MAX 0xff /* RW--V */
|
|
#define NV_PFB_HSHUB_IG_NVLTL2HSH_RSP_CDT_NVL3_MIN 0x01 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG(dev) (0x000043f0+(dev)*8192) /* RWE4A */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG__PRIV_LEVEL_MASK(dev) (0x00004160+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_IDLE_CG_DLY_CNT 5:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_IDLE_CG_DLY_CNT_HWINIT 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_IDLE_CG_DLY_CNT__PROD 0x02 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_IDLE_CG_EN 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_IDLE_CG_EN_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_IDLE_CG_EN_DISABLED 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_IDLE_CG_EN__PROD 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_STATE_CG_EN 7:7 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_STATE_CG_EN_ENABLED 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_STATE_CG_EN_DISABLED 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_STATE_CG_EN__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_STALL_CG_DLY_CNT 13:8 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_STALL_CG_DLY_CNT_HWINIT 0x00 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_STALL_CG_DLY_CNT__PROD 0x02 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_STALL_CG_EN 14:14 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_STALL_CG_EN_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_STALL_CG_EN_DISABLED 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_STALL_CG_EN__PROD 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_QUIESCENT_CG_EN 15:15 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_QUIESCENT_CG_EN_ENABLED 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_QUIESCENT_CG_EN_DISABLED 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_QUIESCENT_CG_EN__PROD 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_WAKEUP_DLY_CNT 19:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_WAKEUP_DLY_CNT_HWINIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_WAKEUP_DLY_CNT__PROD 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_THROT_CLK_CNT 23:20 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_THROT_CLK_CNT_FULLSPEED 0xf /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_THROT_CLK_CNT__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_DI_DT_SKEW_VAL 27:24 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_DI_DT_SKEW_VAL_HWINIT 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_DI_DT_SKEW_VAL__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_THROT_CLK_EN 28:28 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_THROT_CLK_EN_ENABLED 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_THROT_CLK_EN_DISABLED 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_THROT_CLK_EN__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_THROT_CLK_SW_OVER 29:29 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_THROT_CLK_SW_OVER_EN 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_THROT_CLK_SW_OVER_DIS 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_THROT_CLK_SW_OVER__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_PAUSE_CG_EN 30:30 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_PAUSE_CG_EN_ENABLED 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_PAUSE_CG_EN_DISABLED 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_PAUSE_CG_EN__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_HALT_CG_EN 31:31 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_HALT_CG_EN_ENABLED 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_HALT_CG_EN_DISABLED 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG_HALT_CG_EN__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG1(dev) (0x000043f4+(dev)*8192) /* RWE4A */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG1__PRIV_LEVEL_MASK(dev) (0x00004160+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG1_MONITOR_CG_EN 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG1_MONITOR_CG_EN_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG1_MONITOR_CG_EN_DISABLED 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG1_MONITOR_CG_EN__PROD 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG1_SLCG 31:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG1_SLCG_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG1_SLCG_DISABLED 0x7fffffff /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRI_IG_CG1_SLCG__PROD 0x00000000 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK(dev) (0x00004650+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL "pfb_hshub_cya" /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED_FUSE0 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED_FUSE1 0xc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_CYA_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0xfffff /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK(dev) (0x00004660+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_CGATE_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0xfffff /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM(dev) (0x00004400+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_EG_PM__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0 9:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_STATIC_PATTERN_10101010_8_GROUP 0x115 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_STATIC_PATTERN_01010101_8_GROUP 0x116 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP0 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1 0x001 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP2 0x002 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP3 0x003 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP4 0x004 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP5 0x005 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP6 0x006 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP7 0x007 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP8 0x008 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP9 0x009 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP10 0x00a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP11 0x00b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP12 0x00c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP13 0x00d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP14 0x00e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP15 0x00f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP16 0x010 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP17 0x011 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP18 0x012 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP19 0x013 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP20 0x014 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP21 0x015 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP22 0x016 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP23 0x017 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP24 0x018 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP25 0x019 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP26 0x01a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP27 0x01b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP28 0x01c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP29 0x01d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP30 0x01e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP31 0x01f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP32 0x020 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP33 0x021 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP34 0x022 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP35 0x023 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP36 0x024 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP37 0x025 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP38 0x026 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP39 0x027 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP40 0x028 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP41 0x029 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP42 0x02a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP43 0x02b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP44 0x02c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP45 0x02d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP46 0x02e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP47 0x02f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP48 0x030 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP49 0x031 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP50 0x032 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP51 0x033 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP52 0x034 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP53 0x035 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP54 0x036 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP55 0x037 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP56 0x038 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP57 0x039 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP58 0x03a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP59 0x03b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP60 0x03c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP61 0x03d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP62 0x03e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP63 0x03f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP64 0x040 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP65 0x041 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP66 0x042 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP67 0x043 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP68 0x044 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP69 0x045 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP70 0x046 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP71 0x047 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP72 0x048 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP73 0x049 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP74 0x04a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP75 0x04b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP76 0x04c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP77 0x04d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP78 0x04e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP79 0x04f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP80 0x050 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP81 0x051 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP82 0x052 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP83 0x053 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP84 0x054 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP85 0x055 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP86 0x056 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP87 0x057 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP88 0x058 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP89 0x059 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP90 0x05a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP91 0x05b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP92 0x05c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP93 0x05d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP94 0x05e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP95 0x05f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP96 0x060 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP97 0x061 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP98 0x062 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP99 0x063 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP100 0x064 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP101 0x065 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP102 0x066 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP103 0x067 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP104 0x068 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP105 0x069 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP106 0x06a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP107 0x06b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP108 0x06c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP109 0x06d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP110 0x06e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP111 0x06f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP112 0x070 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP113 0x071 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP114 0x072 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP115 0x073 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP116 0x074 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP117 0x075 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP118 0x076 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP119 0x077 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP120 0x078 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP121 0x079 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP122 0x07a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP123 0x07b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP124 0x07c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP125 0x07d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP126 0x07e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP127 0x07f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP128 0x080 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP129 0x081 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP130 0x082 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP131 0x083 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP132 0x084 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP133 0x085 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP134 0x086 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP135 0x087 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP136 0x088 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP137 0x089 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP138 0x08a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP139 0x08b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP140 0x08c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP141 0x08d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP142 0x08e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP143 0x08f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP144 0x090 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP145 0x091 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP146 0x092 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP147 0x093 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP148 0x094 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP149 0x095 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP150 0x096 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP151 0x097 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP152 0x098 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP153 0x099 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP154 0x09a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP155 0x09b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP156 0x09c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP157 0x09d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP158 0x09e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP159 0x09f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP160 0x0a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP161 0x0a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP162 0x0a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP163 0x0a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP164 0x0a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP165 0x0a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP166 0x0a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP167 0x0a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP168 0x0a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP169 0x0a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP170 0x0aa /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP171 0x0ab /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP172 0x0ac /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP173 0x0ad /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP174 0x0ae /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP175 0x0af /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP176 0x0b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP177 0x0b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP178 0x0b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP179 0x0b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP180 0x0b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP181 0x0b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP182 0x0b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP183 0x0b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP184 0x0b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP185 0x0b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP186 0x0ba /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP187 0x0bb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP188 0x0bc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP189 0x0bd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP190 0x0be /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP191 0x0bf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP192 0x0c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP193 0x0c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP194 0x0c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP195 0x0c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP196 0x0c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP197 0x0c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP198 0x0c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP199 0x0c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP200 0x0c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP201 0x0c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP202 0x0ca /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP203 0x0cb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP204 0x0cc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP205 0x0cd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP206 0x0ce /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP207 0x0cf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP208 0x0d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP209 0x0d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP210 0x0d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP211 0x0d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP212 0x0d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP213 0x0d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP214 0x0d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP215 0x0d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP216 0x0d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP217 0x0d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP218 0x0da /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP219 0x0db /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP220 0x0dc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP221 0x0dd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP222 0x0de /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP223 0x0df /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP224 0x0e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP225 0x0e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP226 0x0e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP227 0x0e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP228 0x0e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP229 0x0e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP230 0x0e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP231 0x0e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP232 0x0e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP233 0x0e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP234 0x0ea /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP235 0x0eb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP236 0x0ec /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP237 0x0ed /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP238 0x0ee /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP239 0x0ef /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP240 0x0f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP241 0x0f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP242 0x0f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP243 0x0f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP244 0x0f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP245 0x0f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP246 0x0f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP247 0x0f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP248 0x0f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP249 0x0f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP250 0x0fa /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP251 0x0fb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP252 0x0fc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP253 0x0fd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP254 0x0fe /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP255 0x0ff /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP256 0x100 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP257 0x101 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP258 0x102 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP259 0x103 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP260 0x104 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP261 0x105 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP262 0x106 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP263 0x107 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP264 0x108 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP265 0x109 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP266 0x10a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP267 0x10b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP268 0x10c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP269 0x10d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP270 0x10e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP271 0x10f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP272 0x110 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP273 0x111 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP274 0x112 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP275 0x113 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP276 0x114 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP277 0x115 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP278 0x116 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP279 0x117 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP280 0x118 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP281 0x119 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP282 0x11a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP283 0x11b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP284 0x11c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP285 0x11d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP286 0x11e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP287 0x11f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP288 0x120 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP289 0x121 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP290 0x122 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP291 0x123 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP292 0x124 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP293 0x125 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP294 0x126 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP295 0x127 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP296 0x128 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP297 0x129 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP298 0x12a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP299 0x12b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP300 0x12c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP301 0x12d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP302 0x12e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP303 0x12f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP304 0x130 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP305 0x131 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP306 0x132 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP307 0x133 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP308 0x134 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP309 0x135 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP310 0x136 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP311 0x137 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP312 0x138 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP313 0x139 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP314 0x13a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP315 0x13b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP316 0x13c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP317 0x13d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP318 0x13e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP319 0x13f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP320 0x140 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP321 0x141 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP322 0x142 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP323 0x143 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP324 0x144 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP325 0x145 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP326 0x146 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP327 0x147 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP328 0x148 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP329 0x149 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP330 0x14a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP331 0x14b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP332 0x14c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP333 0x14d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP334 0x14e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP335 0x14f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP336 0x150 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP337 0x151 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP338 0x152 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP339 0x153 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP340 0x154 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP341 0x155 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP342 0x156 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP343 0x157 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP344 0x158 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP345 0x159 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP346 0x15a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP347 0x15b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP348 0x15c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP349 0x15d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP350 0x15e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP351 0x15f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP352 0x160 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP353 0x161 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP354 0x162 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP355 0x163 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP356 0x164 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP357 0x165 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP358 0x166 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP359 0x167 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP360 0x168 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP361 0x169 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP362 0x16a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP363 0x16b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP364 0x16c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP365 0x16d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP366 0x16e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP367 0x16f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP368 0x170 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP369 0x171 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP370 0x172 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP371 0x173 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP372 0x174 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP373 0x175 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP374 0x176 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP375 0x177 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP376 0x178 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP377 0x179 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP378 0x17a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP379 0x17b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP380 0x17c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP381 0x17d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP382 0x17e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP383 0x17f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP384 0x180 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP385 0x181 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP386 0x182 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP387 0x183 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP388 0x184 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP389 0x185 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP390 0x186 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP391 0x187 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP392 0x188 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP393 0x189 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP394 0x18a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP395 0x18b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP396 0x18c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP397 0x18d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP398 0x18e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP399 0x18f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP400 0x190 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP401 0x191 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP402 0x192 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP403 0x193 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP404 0x194 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP405 0x195 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP406 0x196 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP407 0x197 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP408 0x198 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP409 0x199 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP410 0x19a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP411 0x19b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP412 0x19c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP413 0x19d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP414 0x19e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP415 0x19f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP416 0x1a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP417 0x1a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP418 0x1a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP419 0x1a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP420 0x1a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP421 0x1a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP422 0x1a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP423 0x1a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP424 0x1a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP425 0x1a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP426 0x1aa /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP427 0x1ab /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP428 0x1ac /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP429 0x1ad /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP430 0x1ae /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP431 0x1af /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP432 0x1b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP433 0x1b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP434 0x1b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP435 0x1b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP436 0x1b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP437 0x1b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP438 0x1b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP439 0x1b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP440 0x1b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP441 0x1b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP442 0x1ba /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP443 0x1bb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP444 0x1bc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP445 0x1bd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP446 0x1be /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP447 0x1bf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP448 0x1c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP449 0x1c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP450 0x1c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP451 0x1c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP452 0x1c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP453 0x1c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP454 0x1c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP455 0x1c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP456 0x1c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP457 0x1c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP458 0x1ca /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP459 0x1cb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP460 0x1cc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP461 0x1cd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP462 0x1ce /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP463 0x1cf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP464 0x1d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP465 0x1d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP466 0x1d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP467 0x1d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP468 0x1d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP469 0x1d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP470 0x1d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP471 0x1d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP472 0x1d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP473 0x1d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP474 0x1da /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP475 0x1db /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP476 0x1dc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP477 0x1dd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP478 0x1de /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP479 0x1df /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP480 0x1e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP481 0x1e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP482 0x1e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP483 0x1e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP484 0x1e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP485 0x1e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP486 0x1e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP487 0x1e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP488 0x1e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP489 0x1e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP490 0x1ea /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP491 0x1eb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP492 0x1ec /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP493 0x1ed /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP494 0x1ee /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP495 0x1ef /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP496 0x1f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP497 0x1f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP498 0x1f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP499 0x1f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP500 0x1f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP501 0x1f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP502 0x1f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP503 0x1f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP504 0x1f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP505 0x1f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP506 0x1fa /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP507 0x1fb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP508 0x1fc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP509 0x1fd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP510 0x1fe /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP511 0x1ff /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP512 0x200 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP513 0x201 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP514 0x202 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP515 0x203 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP516 0x204 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP517 0x205 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP518 0x206 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP519 0x207 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP520 0x208 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP521 0x209 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP522 0x20a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP523 0x20b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP524 0x20c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP525 0x20d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP526 0x20e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP527 0x20f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP528 0x210 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP529 0x211 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP530 0x212 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP531 0x213 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP532 0x214 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP533 0x215 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP534 0x216 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP535 0x217 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP536 0x218 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP537 0x219 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP538 0x21a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP539 0x21b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP540 0x21c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP541 0x21d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP542 0x21e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP543 0x21f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP544 0x220 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP545 0x221 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP546 0x222 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP547 0x223 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP548 0x224 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP549 0x225 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP550 0x226 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP551 0x227 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP552 0x228 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP553 0x229 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP554 0x22a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP555 0x22b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP556 0x22c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP557 0x22d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP558 0x22e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP559 0x22f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP560 0x230 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP561 0x231 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP562 0x232 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP563 0x233 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP564 0x234 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP565 0x235 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP566 0x236 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP567 0x237 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP568 0x238 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP569 0x239 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP570 0x23a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP571 0x23b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP572 0x23c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP573 0x23d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP574 0x23e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP575 0x23f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP576 0x240 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP577 0x241 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP578 0x242 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP579 0x243 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP580 0x244 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP581 0x245 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP582 0x246 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP583 0x247 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP584 0x248 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP585 0x249 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP586 0x24a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP587 0x24b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP588 0x24c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP589 0x24d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP590 0x24e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP591 0x24f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP592 0x250 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP593 0x251 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP594 0x252 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP595 0x253 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP596 0x254 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP597 0x255 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP598 0x256 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP599 0x257 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP600 0x258 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP601 0x259 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP602 0x25a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP603 0x25b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP604 0x25c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP605 0x25d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP606 0x25e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP607 0x25f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP608 0x260 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP609 0x261 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP610 0x262 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP611 0x263 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP612 0x264 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP613 0x265 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP614 0x266 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP615 0x267 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP616 0x268 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP617 0x269 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP618 0x26a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP619 0x26b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP620 0x26c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP621 0x26d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP622 0x26e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP623 0x26f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP624 0x270 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP625 0x271 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP626 0x272 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP627 0x273 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP628 0x274 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP629 0x275 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP630 0x276 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP631 0x277 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP632 0x278 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP633 0x279 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP634 0x27a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP635 0x27b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP636 0x27c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP637 0x27d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP638 0x27e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP639 0x27f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP640 0x280 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP641 0x281 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP642 0x282 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP643 0x283 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP644 0x284 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP645 0x285 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP646 0x286 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP647 0x287 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP648 0x288 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP649 0x289 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP650 0x28a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP651 0x28b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP652 0x28c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP653 0x28d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP654 0x28e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP655 0x28f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP656 0x290 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP657 0x291 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP658 0x292 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP659 0x293 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP660 0x294 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP661 0x295 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP662 0x296 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP663 0x297 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP664 0x298 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP665 0x299 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP666 0x29a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP667 0x29b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP668 0x29c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP669 0x29d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP670 0x29e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP671 0x29f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP672 0x2a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP673 0x2a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP674 0x2a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP675 0x2a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP676 0x2a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP677 0x2a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP678 0x2a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP679 0x2a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP680 0x2a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP681 0x2a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP682 0x2aa /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP683 0x2ab /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP684 0x2ac /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP685 0x2ad /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP686 0x2ae /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP687 0x2af /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP688 0x2b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP689 0x2b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP690 0x2b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP691 0x2b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP692 0x2b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP693 0x2b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP694 0x2b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP695 0x2b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP696 0x2b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP697 0x2b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP698 0x2ba /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP699 0x2bb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP700 0x2bc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP701 0x2bd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP702 0x2be /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP703 0x2bf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP704 0x2c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP705 0x2c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP706 0x2c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP707 0x2c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP708 0x2c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP709 0x2c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP710 0x2c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP711 0x2c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP712 0x2c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP713 0x2c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP714 0x2ca /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP715 0x2cb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP716 0x2cc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP717 0x2cd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP718 0x2ce /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP719 0x2cf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP720 0x2d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP721 0x2d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP722 0x2d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP723 0x2d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP724 0x2d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP725 0x2d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP726 0x2d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP727 0x2d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP728 0x2d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP729 0x2d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP730 0x2da /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP731 0x2db /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP732 0x2dc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP733 0x2dd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP734 0x2de /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP735 0x2df /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP736 0x2e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP737 0x2e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP738 0x2e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP739 0x2e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP740 0x2e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP741 0x2e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP742 0x2e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP743 0x2e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP744 0x2e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP745 0x2e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP746 0x2ea /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP747 0x2eb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP748 0x2ec /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP749 0x2ed /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP750 0x2ee /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP751 0x2ef /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP752 0x2f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP753 0x2f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP754 0x2f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP755 0x2f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP756 0x2f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP757 0x2f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP758 0x2f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP759 0x2f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP760 0x2f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP761 0x2f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP762 0x2fa /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP763 0x2fb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP764 0x2fc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP765 0x2fd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP766 0x2fe /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP767 0x2ff /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP768 0x300 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP769 0x301 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP770 0x302 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP771 0x303 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP772 0x304 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP773 0x305 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP774 0x306 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP775 0x307 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP776 0x308 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP777 0x309 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP778 0x30a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP779 0x30b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP780 0x30c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP781 0x30d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP782 0x30e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP783 0x30f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP784 0x310 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP785 0x311 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP786 0x312 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP787 0x313 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP788 0x314 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP789 0x315 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP790 0x316 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP791 0x317 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP792 0x318 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP793 0x319 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP794 0x31a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP795 0x31b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP796 0x31c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP797 0x31d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP798 0x31e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP799 0x31f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP800 0x320 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP801 0x321 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP802 0x322 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP803 0x323 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP804 0x324 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP805 0x325 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP806 0x326 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP807 0x327 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP808 0x328 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP809 0x329 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP810 0x32a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP811 0x32b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP812 0x32c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP813 0x32d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP814 0x32e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP815 0x32f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP816 0x330 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP817 0x331 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP818 0x332 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP819 0x333 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP820 0x334 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP821 0x335 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP822 0x336 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP823 0x337 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP824 0x338 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP825 0x339 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP826 0x33a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP827 0x33b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP828 0x33c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP829 0x33d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP830 0x33e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP831 0x33f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP832 0x340 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP833 0x341 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP834 0x342 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP835 0x343 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP836 0x344 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP837 0x345 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP838 0x346 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP839 0x347 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP840 0x348 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP841 0x349 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP842 0x34a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP843 0x34b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP844 0x34c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP845 0x34d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP846 0x34e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP847 0x34f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP848 0x350 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP849 0x351 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP850 0x352 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP851 0x353 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP852 0x354 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP853 0x355 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP854 0x356 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP855 0x357 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP856 0x358 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP857 0x359 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP858 0x35a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP859 0x35b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP860 0x35c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP861 0x35d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP862 0x35e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP863 0x35f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP864 0x360 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP865 0x361 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP866 0x362 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP867 0x363 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP868 0x364 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP869 0x365 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP870 0x366 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP871 0x367 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP872 0x368 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP873 0x369 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP874 0x36a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP875 0x36b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP876 0x36c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP877 0x36d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP878 0x36e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP879 0x36f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP880 0x370 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP881 0x371 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP882 0x372 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP883 0x373 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP884 0x374 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP885 0x375 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP886 0x376 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP887 0x377 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP888 0x378 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP889 0x379 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP890 0x37a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP891 0x37b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP892 0x37c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP893 0x37d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP894 0x37e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP895 0x37f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP896 0x380 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP897 0x381 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP898 0x382 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP899 0x383 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP900 0x384 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP901 0x385 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP902 0x386 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP903 0x387 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP904 0x388 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP905 0x389 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP906 0x38a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP907 0x38b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP908 0x38c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP909 0x38d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP910 0x38e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP911 0x38f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP912 0x390 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP913 0x391 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP914 0x392 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP915 0x393 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP916 0x394 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP917 0x395 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP918 0x396 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP919 0x397 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP920 0x398 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP921 0x399 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP922 0x39a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP923 0x39b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP924 0x39c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP925 0x39d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP926 0x39e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP927 0x39f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP928 0x3a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP929 0x3a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP930 0x3a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP931 0x3a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP932 0x3a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP933 0x3a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP934 0x3a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP935 0x3a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP936 0x3a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP937 0x3a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP938 0x3aa /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP939 0x3ab /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP940 0x3ac /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP941 0x3ad /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP942 0x3ae /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP943 0x3af /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP944 0x3b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP945 0x3b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP946 0x3b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP947 0x3b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP948 0x3b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP949 0x3b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP950 0x3b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP951 0x3b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP952 0x3b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP953 0x3b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP954 0x3ba /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP955 0x3bb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP956 0x3bc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP957 0x3bd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP958 0x3be /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP959 0x3bf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP960 0x3c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP961 0x3c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP962 0x3c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP963 0x3c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP964 0x3c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP965 0x3c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP966 0x3c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP967 0x3c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP968 0x3c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP969 0x3c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP970 0x3ca /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP971 0x3cb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP972 0x3cc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP973 0x3cd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP974 0x3ce /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP975 0x3cf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP976 0x3d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP977 0x3d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP978 0x3d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP979 0x3d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP980 0x3d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP981 0x3d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP982 0x3d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP983 0x3d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP984 0x3d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP985 0x3d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP986 0x3da /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP987 0x3db /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP988 0x3dc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP989 0x3dd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP990 0x3de /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP991 0x3df /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP992 0x3e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP993 0x3e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP994 0x3e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP995 0x3e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP996 0x3e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP997 0x3e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP998 0x3e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP999 0x3e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1000 0x3e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1001 0x3e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1002 0x3ea /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1003 0x3eb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1004 0x3ec /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1005 0x3ed /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1006 0x3ee /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1007 0x3ef /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1008 0x3f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1009 0x3f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1010 0x3f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1011 0x3f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1012 0x3f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1013 0x3f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1014 0x3f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1015 0x3f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1016 0x3f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1017 0x3f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1018 0x3fa /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1019 0x3fb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1020 0x3fc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1021 0x3fd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1022 0x3fe /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL0_GRP1023 0x3ff /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1 25:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_STATIC_PATTERN_10101010_8_GROUP 0x115 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_STATIC_PATTERN_01010101_8_GROUP 0x116 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP0 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1 0x001 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP2 0x002 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP3 0x003 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP4 0x004 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP5 0x005 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP6 0x006 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP7 0x007 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP8 0x008 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP9 0x009 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP10 0x00a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP11 0x00b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP12 0x00c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP13 0x00d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP14 0x00e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP15 0x00f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP16 0x010 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP17 0x011 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP18 0x012 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP19 0x013 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP20 0x014 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP21 0x015 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP22 0x016 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP23 0x017 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP24 0x018 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP25 0x019 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP26 0x01a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP27 0x01b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP28 0x01c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP29 0x01d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP30 0x01e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP31 0x01f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP32 0x020 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP33 0x021 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP34 0x022 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP35 0x023 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP36 0x024 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP37 0x025 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP38 0x026 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP39 0x027 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP40 0x028 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP41 0x029 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP42 0x02a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP43 0x02b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP44 0x02c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP45 0x02d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP46 0x02e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP47 0x02f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP48 0x030 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP49 0x031 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP50 0x032 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP51 0x033 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP52 0x034 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP53 0x035 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP54 0x036 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP55 0x037 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP56 0x038 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP57 0x039 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP58 0x03a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP59 0x03b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP60 0x03c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP61 0x03d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP62 0x03e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP63 0x03f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP64 0x040 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP65 0x041 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP66 0x042 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP67 0x043 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP68 0x044 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP69 0x045 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP70 0x046 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP71 0x047 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP72 0x048 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP73 0x049 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP74 0x04a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP75 0x04b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP76 0x04c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP77 0x04d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP78 0x04e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP79 0x04f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP80 0x050 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP81 0x051 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP82 0x052 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP83 0x053 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP84 0x054 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP85 0x055 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP86 0x056 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP87 0x057 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP88 0x058 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP89 0x059 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP90 0x05a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP91 0x05b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP92 0x05c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP93 0x05d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP94 0x05e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP95 0x05f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP96 0x060 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP97 0x061 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP98 0x062 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP99 0x063 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP100 0x064 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP101 0x065 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP102 0x066 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP103 0x067 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP104 0x068 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP105 0x069 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP106 0x06a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP107 0x06b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP108 0x06c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP109 0x06d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP110 0x06e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP111 0x06f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP112 0x070 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP113 0x071 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP114 0x072 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP115 0x073 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP116 0x074 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP117 0x075 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP118 0x076 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP119 0x077 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP120 0x078 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP121 0x079 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP122 0x07a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP123 0x07b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP124 0x07c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP125 0x07d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP126 0x07e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP127 0x07f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP128 0x080 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP129 0x081 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP130 0x082 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP131 0x083 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP132 0x084 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP133 0x085 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP134 0x086 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP135 0x087 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP136 0x088 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP137 0x089 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP138 0x08a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP139 0x08b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP140 0x08c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP141 0x08d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP142 0x08e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP143 0x08f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP144 0x090 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP145 0x091 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP146 0x092 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP147 0x093 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP148 0x094 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP149 0x095 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP150 0x096 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP151 0x097 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP152 0x098 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP153 0x099 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP154 0x09a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP155 0x09b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP156 0x09c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP157 0x09d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP158 0x09e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP159 0x09f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP160 0x0a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP161 0x0a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP162 0x0a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP163 0x0a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP164 0x0a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP165 0x0a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP166 0x0a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP167 0x0a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP168 0x0a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP169 0x0a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP170 0x0aa /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP171 0x0ab /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP172 0x0ac /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP173 0x0ad /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP174 0x0ae /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP175 0x0af /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP176 0x0b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP177 0x0b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP178 0x0b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP179 0x0b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP180 0x0b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP181 0x0b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP182 0x0b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP183 0x0b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP184 0x0b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP185 0x0b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP186 0x0ba /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP187 0x0bb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP188 0x0bc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP189 0x0bd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP190 0x0be /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP191 0x0bf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP192 0x0c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP193 0x0c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP194 0x0c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP195 0x0c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP196 0x0c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP197 0x0c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP198 0x0c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP199 0x0c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP200 0x0c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP201 0x0c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP202 0x0ca /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP203 0x0cb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP204 0x0cc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP205 0x0cd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP206 0x0ce /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP207 0x0cf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP208 0x0d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP209 0x0d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP210 0x0d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP211 0x0d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP212 0x0d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP213 0x0d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP214 0x0d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP215 0x0d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP216 0x0d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP217 0x0d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP218 0x0da /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP219 0x0db /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP220 0x0dc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP221 0x0dd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP222 0x0de /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP223 0x0df /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP224 0x0e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP225 0x0e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP226 0x0e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP227 0x0e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP228 0x0e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP229 0x0e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP230 0x0e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP231 0x0e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP232 0x0e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP233 0x0e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP234 0x0ea /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP235 0x0eb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP236 0x0ec /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP237 0x0ed /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP238 0x0ee /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP239 0x0ef /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP240 0x0f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP241 0x0f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP242 0x0f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP243 0x0f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP244 0x0f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP245 0x0f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP246 0x0f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP247 0x0f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP248 0x0f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP249 0x0f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP250 0x0fa /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP251 0x0fb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP252 0x0fc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP253 0x0fd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP254 0x0fe /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP255 0x0ff /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP256 0x100 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP257 0x101 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP258 0x102 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP259 0x103 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP260 0x104 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP261 0x105 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP262 0x106 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP263 0x107 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP264 0x108 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP265 0x109 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP266 0x10a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP267 0x10b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP268 0x10c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP269 0x10d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP270 0x10e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP271 0x10f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP272 0x110 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP273 0x111 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP274 0x112 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP275 0x113 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP276 0x114 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP277 0x115 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP278 0x116 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP279 0x117 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP280 0x118 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP281 0x119 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP282 0x11a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP283 0x11b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP284 0x11c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP285 0x11d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP286 0x11e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP287 0x11f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP288 0x120 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP289 0x121 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP290 0x122 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP291 0x123 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP292 0x124 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP293 0x125 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP294 0x126 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP295 0x127 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP296 0x128 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP297 0x129 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP298 0x12a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP299 0x12b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP300 0x12c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP301 0x12d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP302 0x12e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP303 0x12f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP304 0x130 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP305 0x131 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP306 0x132 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP307 0x133 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP308 0x134 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP309 0x135 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP310 0x136 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP311 0x137 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP312 0x138 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP313 0x139 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP314 0x13a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP315 0x13b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP316 0x13c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP317 0x13d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP318 0x13e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP319 0x13f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP320 0x140 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP321 0x141 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP322 0x142 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP323 0x143 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP324 0x144 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP325 0x145 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP326 0x146 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP327 0x147 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP328 0x148 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP329 0x149 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP330 0x14a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP331 0x14b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP332 0x14c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP333 0x14d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP334 0x14e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP335 0x14f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP336 0x150 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP337 0x151 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP338 0x152 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP339 0x153 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP340 0x154 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP341 0x155 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP342 0x156 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP343 0x157 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP344 0x158 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP345 0x159 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP346 0x15a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP347 0x15b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP348 0x15c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP349 0x15d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP350 0x15e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP351 0x15f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP352 0x160 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP353 0x161 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP354 0x162 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP355 0x163 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP356 0x164 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP357 0x165 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP358 0x166 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP359 0x167 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP360 0x168 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP361 0x169 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP362 0x16a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP363 0x16b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP364 0x16c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP365 0x16d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP366 0x16e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP367 0x16f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP368 0x170 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP369 0x171 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP370 0x172 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP371 0x173 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP372 0x174 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP373 0x175 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP374 0x176 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP375 0x177 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP376 0x178 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP377 0x179 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP378 0x17a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP379 0x17b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP380 0x17c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP381 0x17d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP382 0x17e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP383 0x17f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP384 0x180 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP385 0x181 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP386 0x182 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP387 0x183 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP388 0x184 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP389 0x185 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP390 0x186 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP391 0x187 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP392 0x188 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP393 0x189 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP394 0x18a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP395 0x18b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP396 0x18c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP397 0x18d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP398 0x18e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP399 0x18f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP400 0x190 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP401 0x191 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP402 0x192 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP403 0x193 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP404 0x194 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP405 0x195 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP406 0x196 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP407 0x197 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP408 0x198 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP409 0x199 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP410 0x19a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP411 0x19b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP412 0x19c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP413 0x19d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP414 0x19e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP415 0x19f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP416 0x1a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP417 0x1a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP418 0x1a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP419 0x1a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP420 0x1a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP421 0x1a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP422 0x1a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP423 0x1a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP424 0x1a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP425 0x1a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP426 0x1aa /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP427 0x1ab /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP428 0x1ac /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP429 0x1ad /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP430 0x1ae /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP431 0x1af /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP432 0x1b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP433 0x1b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP434 0x1b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP435 0x1b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP436 0x1b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP437 0x1b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP438 0x1b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP439 0x1b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP440 0x1b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP441 0x1b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP442 0x1ba /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP443 0x1bb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP444 0x1bc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP445 0x1bd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP446 0x1be /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP447 0x1bf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP448 0x1c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP449 0x1c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP450 0x1c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP451 0x1c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP452 0x1c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP453 0x1c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP454 0x1c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP455 0x1c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP456 0x1c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP457 0x1c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP458 0x1ca /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP459 0x1cb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP460 0x1cc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP461 0x1cd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP462 0x1ce /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP463 0x1cf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP464 0x1d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP465 0x1d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP466 0x1d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP467 0x1d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP468 0x1d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP469 0x1d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP470 0x1d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP471 0x1d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP472 0x1d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP473 0x1d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP474 0x1da /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP475 0x1db /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP476 0x1dc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP477 0x1dd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP478 0x1de /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP479 0x1df /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP480 0x1e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP481 0x1e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP482 0x1e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP483 0x1e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP484 0x1e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP485 0x1e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP486 0x1e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP487 0x1e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP488 0x1e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP489 0x1e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP490 0x1ea /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP491 0x1eb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP492 0x1ec /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP493 0x1ed /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP494 0x1ee /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP495 0x1ef /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP496 0x1f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP497 0x1f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP498 0x1f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP499 0x1f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP500 0x1f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP501 0x1f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP502 0x1f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP503 0x1f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP504 0x1f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP505 0x1f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP506 0x1fa /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP507 0x1fb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP508 0x1fc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP509 0x1fd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP510 0x1fe /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP511 0x1ff /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP512 0x200 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP513 0x201 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP514 0x202 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP515 0x203 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP516 0x204 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP517 0x205 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP518 0x206 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP519 0x207 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP520 0x208 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP521 0x209 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP522 0x20a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP523 0x20b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP524 0x20c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP525 0x20d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP526 0x20e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP527 0x20f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP528 0x210 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP529 0x211 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP530 0x212 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP531 0x213 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP532 0x214 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP533 0x215 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP534 0x216 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP535 0x217 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP536 0x218 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP537 0x219 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP538 0x21a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP539 0x21b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP540 0x21c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP541 0x21d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP542 0x21e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP543 0x21f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP544 0x220 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP545 0x221 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP546 0x222 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP547 0x223 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP548 0x224 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP549 0x225 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP550 0x226 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP551 0x227 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP552 0x228 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP553 0x229 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP554 0x22a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP555 0x22b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP556 0x22c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP557 0x22d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP558 0x22e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP559 0x22f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP560 0x230 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP561 0x231 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP562 0x232 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP563 0x233 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP564 0x234 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP565 0x235 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP566 0x236 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP567 0x237 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP568 0x238 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP569 0x239 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP570 0x23a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP571 0x23b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP572 0x23c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP573 0x23d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP574 0x23e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP575 0x23f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP576 0x240 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP577 0x241 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP578 0x242 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP579 0x243 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP580 0x244 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP581 0x245 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP582 0x246 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP583 0x247 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP584 0x248 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP585 0x249 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP586 0x24a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP587 0x24b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP588 0x24c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP589 0x24d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP590 0x24e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP591 0x24f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP592 0x250 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP593 0x251 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP594 0x252 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP595 0x253 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP596 0x254 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP597 0x255 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP598 0x256 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP599 0x257 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP600 0x258 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP601 0x259 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP602 0x25a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP603 0x25b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP604 0x25c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP605 0x25d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP606 0x25e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP607 0x25f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP608 0x260 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP609 0x261 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP610 0x262 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP611 0x263 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP612 0x264 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP613 0x265 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP614 0x266 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP615 0x267 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP616 0x268 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP617 0x269 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP618 0x26a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP619 0x26b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP620 0x26c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP621 0x26d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP622 0x26e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP623 0x26f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP624 0x270 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP625 0x271 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP626 0x272 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP627 0x273 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP628 0x274 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP629 0x275 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP630 0x276 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP631 0x277 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP632 0x278 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP633 0x279 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP634 0x27a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP635 0x27b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP636 0x27c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP637 0x27d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP638 0x27e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP639 0x27f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP640 0x280 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP641 0x281 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP642 0x282 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP643 0x283 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP644 0x284 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP645 0x285 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP646 0x286 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP647 0x287 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP648 0x288 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP649 0x289 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP650 0x28a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP651 0x28b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP652 0x28c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP653 0x28d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP654 0x28e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP655 0x28f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP656 0x290 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP657 0x291 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP658 0x292 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP659 0x293 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP660 0x294 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP661 0x295 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP662 0x296 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP663 0x297 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP664 0x298 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP665 0x299 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP666 0x29a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP667 0x29b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP668 0x29c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP669 0x29d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP670 0x29e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP671 0x29f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP672 0x2a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP673 0x2a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP674 0x2a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP675 0x2a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP676 0x2a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP677 0x2a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP678 0x2a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP679 0x2a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP680 0x2a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP681 0x2a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP682 0x2aa /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP683 0x2ab /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP684 0x2ac /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP685 0x2ad /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP686 0x2ae /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP687 0x2af /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP688 0x2b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP689 0x2b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP690 0x2b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP691 0x2b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP692 0x2b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP693 0x2b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP694 0x2b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP695 0x2b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP696 0x2b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP697 0x2b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP698 0x2ba /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP699 0x2bb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP700 0x2bc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP701 0x2bd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP702 0x2be /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP703 0x2bf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP704 0x2c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP705 0x2c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP706 0x2c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP707 0x2c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP708 0x2c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP709 0x2c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP710 0x2c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP711 0x2c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP712 0x2c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP713 0x2c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP714 0x2ca /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP715 0x2cb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP716 0x2cc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP717 0x2cd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP718 0x2ce /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP719 0x2cf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP720 0x2d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP721 0x2d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP722 0x2d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP723 0x2d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP724 0x2d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP725 0x2d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP726 0x2d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP727 0x2d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP728 0x2d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP729 0x2d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP730 0x2da /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP731 0x2db /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP732 0x2dc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP733 0x2dd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP734 0x2de /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP735 0x2df /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP736 0x2e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP737 0x2e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP738 0x2e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP739 0x2e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP740 0x2e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP741 0x2e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP742 0x2e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP743 0x2e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP744 0x2e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP745 0x2e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP746 0x2ea /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP747 0x2eb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP748 0x2ec /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP749 0x2ed /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP750 0x2ee /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP751 0x2ef /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP752 0x2f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP753 0x2f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP754 0x2f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP755 0x2f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP756 0x2f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP757 0x2f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP758 0x2f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP759 0x2f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP760 0x2f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP761 0x2f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP762 0x2fa /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP763 0x2fb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP764 0x2fc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP765 0x2fd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP766 0x2fe /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP767 0x2ff /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP768 0x300 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP769 0x301 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP770 0x302 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP771 0x303 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP772 0x304 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP773 0x305 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP774 0x306 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP775 0x307 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP776 0x308 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP777 0x309 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP778 0x30a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP779 0x30b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP780 0x30c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP781 0x30d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP782 0x30e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP783 0x30f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP784 0x310 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP785 0x311 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP786 0x312 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP787 0x313 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP788 0x314 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP789 0x315 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP790 0x316 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP791 0x317 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP792 0x318 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP793 0x319 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP794 0x31a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP795 0x31b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP796 0x31c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP797 0x31d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP798 0x31e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP799 0x31f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP800 0x320 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP801 0x321 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP802 0x322 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP803 0x323 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP804 0x324 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP805 0x325 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP806 0x326 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP807 0x327 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP808 0x328 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP809 0x329 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP810 0x32a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP811 0x32b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP812 0x32c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP813 0x32d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP814 0x32e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP815 0x32f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP816 0x330 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP817 0x331 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP818 0x332 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP819 0x333 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP820 0x334 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP821 0x335 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP822 0x336 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP823 0x337 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP824 0x338 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP825 0x339 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP826 0x33a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP827 0x33b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP828 0x33c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP829 0x33d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP830 0x33e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP831 0x33f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP832 0x340 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP833 0x341 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP834 0x342 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP835 0x343 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP836 0x344 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP837 0x345 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP838 0x346 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP839 0x347 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP840 0x348 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP841 0x349 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP842 0x34a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP843 0x34b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP844 0x34c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP845 0x34d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP846 0x34e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP847 0x34f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP848 0x350 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP849 0x351 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP850 0x352 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP851 0x353 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP852 0x354 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP853 0x355 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP854 0x356 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP855 0x357 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP856 0x358 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP857 0x359 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP858 0x35a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP859 0x35b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP860 0x35c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP861 0x35d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP862 0x35e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP863 0x35f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP864 0x360 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP865 0x361 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP866 0x362 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP867 0x363 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP868 0x364 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP869 0x365 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP870 0x366 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP871 0x367 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP872 0x368 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP873 0x369 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP874 0x36a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP875 0x36b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP876 0x36c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP877 0x36d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP878 0x36e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP879 0x36f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP880 0x370 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP881 0x371 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP882 0x372 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP883 0x373 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP884 0x374 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP885 0x375 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP886 0x376 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP887 0x377 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP888 0x378 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP889 0x379 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP890 0x37a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP891 0x37b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP892 0x37c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP893 0x37d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP894 0x37e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP895 0x37f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP896 0x380 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP897 0x381 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP898 0x382 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP899 0x383 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP900 0x384 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP901 0x385 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP902 0x386 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP903 0x387 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP904 0x388 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP905 0x389 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP906 0x38a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP907 0x38b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP908 0x38c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP909 0x38d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP910 0x38e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP911 0x38f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP912 0x390 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP913 0x391 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP914 0x392 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP915 0x393 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP916 0x394 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP917 0x395 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP918 0x396 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP919 0x397 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP920 0x398 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP921 0x399 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP922 0x39a /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP923 0x39b /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP924 0x39c /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP925 0x39d /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP926 0x39e /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP927 0x39f /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP928 0x3a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP929 0x3a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP930 0x3a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP931 0x3a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP932 0x3a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP933 0x3a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP934 0x3a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP935 0x3a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP936 0x3a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP937 0x3a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP938 0x3aa /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP939 0x3ab /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP940 0x3ac /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP941 0x3ad /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP942 0x3ae /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP943 0x3af /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP944 0x3b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP945 0x3b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP946 0x3b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP947 0x3b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP948 0x3b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP949 0x3b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP950 0x3b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP951 0x3b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP952 0x3b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP953 0x3b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP954 0x3ba /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP955 0x3bb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP956 0x3bc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP957 0x3bd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP958 0x3be /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP959 0x3bf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP960 0x3c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP961 0x3c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP962 0x3c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP963 0x3c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP964 0x3c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP965 0x3c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP966 0x3c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP967 0x3c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP968 0x3c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP969 0x3c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP970 0x3ca /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP971 0x3cb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP972 0x3cc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP973 0x3cd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP974 0x3ce /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP975 0x3cf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP976 0x3d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP977 0x3d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP978 0x3d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP979 0x3d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP980 0x3d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP981 0x3d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP982 0x3d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP983 0x3d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP984 0x3d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP985 0x3d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP986 0x3da /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP987 0x3db /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP988 0x3dc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP989 0x3dd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP990 0x3de /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP991 0x3df /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP992 0x3e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP993 0x3e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP994 0x3e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP995 0x3e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP996 0x3e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP997 0x3e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP998 0x3e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP999 0x3e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1000 0x3e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1001 0x3e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1002 0x3ea /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1003 0x3eb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1004 0x3ec /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1005 0x3ed /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1006 0x3ee /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1007 0x3ef /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1008 0x3f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1009 0x3f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1010 0x3f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1011 0x3f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1012 0x3f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1013 0x3f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1014 0x3f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1015 0x3f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1016 0x3f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1017 0x3f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1018 0x3fa /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1019 0x3fb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1020 0x3fc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1021 0x3fd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1022 0x3fe /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_SEL1_GRP1023 0x3ff /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_EN 31:31 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_EN_OFF 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_DEBUG_PM(dev) (0x0000440c+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_EG_DEBUG_PM__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_DEBUG_PM_BUS 15:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG(dev) (0x00004410+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG__PRIV_LEVEL_MASK(dev) (0x00004650+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_BF_EN 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_BF_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_BF_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_BF_EN_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_NB_THROTTLE_EN 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_NB_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_NB_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_NB_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_BG_THROTTLE_EN 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_BG_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_BG_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_BG_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_BF_THROTTLE_EN 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_BF_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_BF_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_BF_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_NINB_THROTTLE_EN 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_NINB_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_NINB_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_NINB_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_ISO_THROTTLE_EN 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_ISO_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_ISO_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_FBH_ISO_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_REQ_THROTTLE_EN 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_REQ_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_REQ_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_REQ_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_ATR_THROTTLE_EN 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_ATR_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_ATR_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_ATR_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_PRB_THROTTLE_EN 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_PRB_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_PRB_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_PRB_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_RSP_THROTTLE_EN 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_RSP_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_RSP_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_RSP_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_REQ_I2E_THROTTLE_EN 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_REQ_I2E_THROTTLE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_REQ_I2E_THROTTLE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_CDT_DV_NVL_REQ_I2E_THROTTLE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_EN 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_RED_THRESH 15:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_RED_THRESH_4 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_RED_THRESH_6 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_RED_THRESH_8 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_RED_THRESH_12 0x3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_RED_THRESH_16 0x4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_RED_THRESH_24 0x5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_RED_THRESH_32 0x6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_RED_THRESH_48 0x7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_RED_THRESH_64 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_RED_THRESH_96 0x9 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_RED_THRESH_128 0xa /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_RED_THRESH_192 0xb /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_RED_THRESH_256 0xc /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_RED_THRESH_384 0xd /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_RED_THRESH_512 0xe /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_RED_THRESH_768 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_STARVE_MODE_RED_THRESH_INIT 0xa /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_IGEG_WEIGHT 18:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_IGEG_WEIGHT_1X 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_IGEG_WEIGHT_2X 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_IGEG_WEIGHT_3X 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_IGEG_WEIGHT_4X 0x3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_IGEG_WEIGHT_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_EN 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_MIN_GAP 22:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_MIN_GAP_64 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_MIN_GAP_128 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_MIN_GAP_256 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_MIN_GAP_512 0x3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_MIN_GAP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_FILTER_COEFF 24:23 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_FILTER_COEFF_128 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_FILTER_COEFF_256 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_FILTER_COEFF_512 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_FILTER_COEFF_1024 0x3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_FILTER_COEFF_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_ABS_THRESH 27:25 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_ABS_THRESH_2 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_ABS_THRESH_3 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_ABS_THRESH_5 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_ABS_THRESH_7 0x3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_ABS_THRESH_8 0x4 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_ABS_THRESH_9 0x5 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_ABS_THRESH_11 0x6 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_ABS_THRESH_13 0x7 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_ABS_THRESH_INIT 0x2 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_REL_THRESH 29:28 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_REL_THRESH_0 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_REL_THRESH_1 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_REL_THRESH_2 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_REL_THRESH_4 0x3 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ARB_CFG_KICK_REL_THRESH_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG(dev) (0x00004440+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG__PRIV_LEVEL_MASK(dev) (0x00004650+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG_DISABLE_MULTIVALID 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG_DISABLE_MULTIVALID_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG_DISABLE_MULTIVALID_DISABLED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG_DISABLE_MULTIVALID_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG_XBAR_RESP_INTERLEAVING 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG_XBAR_RESP_INTERLEAVING_DISABLED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG_XBAR_RESP_INTERLEAVING_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG_XBAR_RESP_INTERLEAVING_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG_FLUSH_COUNT_FILT 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG_FLUSH_COUNT_FILT_INIT 0xa /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG_IGNORE_WAKEUP 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG_IGNORE_WAKEUP_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG_IGNORE_WAKEUP_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG_IGNORE_WAKEUP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG_CYA_DISABLE_MIGRATE_IN_FOR_FLA 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG_CYA_DISABLE_MIGRATE_IN_FOR_FLA_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG_CYA_DISABLE_MIGRATE_IN_FOR_FLA_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_XBAR2HNIC_CFG_CYA_DISABLE_MIGRATE_IN_FOR_FLA_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_HSH2FBH_CFG(dev) (0x00004444+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_EG_HSH2FBH_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_HSH2FBH_CFG__PRIV_LEVEL_MASK(dev) (0x00004650+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_EG_HSH2FBH_CFG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_HSH2FBH_CFG_DBI 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_HSH2FBH_CFG_DBI_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_HSH2FBH_CFG_DBI_DISABLED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_HSH2FBH_CFG_DBI_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_IG2EG_CFG(dev) (0x00004450+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_EG_IG2EG_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_IG2EG_CFG__PRIV_LEVEL_MASK(dev) (0x00004650+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_EG_IG2EG_CFG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_IG2EG_CFG_DISABLE_MULTIVALID 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_IG2EG_CFG_DISABLE_MULTIVALID_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_IG2EG_CFG_DISABLE_MULTIVALID_DISABLED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_IG2EG_CFG_DISABLE_MULTIVALID_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_IG2EG_CFG_FLUSH_COUNT_FILT 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_IG2EG_CFG_FLUSH_COUNT_FILT_INIT 0xa /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_NVL_ACCESS_CNTR(dev) (0x00004454+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_EG_NVL_ACCESS_CNTR__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_NVL_ACCESS_CNTR__PRIV_LEVEL_MASK(dev) (0x00004650+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_EG_NVL_ACCESS_CNTR__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_NVL_ACCESS_CNTR_DROP_MIGRATE_IN_REQ 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_NVL_ACCESS_CNTR_DROP_MIGRATE_IN_REQ_ENABLE 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_NVL_ACCESS_CNTR_DROP_MIGRATE_IN_REQ_DISABLE 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_NVL_ACCESS_CNTR_DROP_MIGRATE_IN_REQ_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0(dev) (0x00004600+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR0 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR1 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR1_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR1_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR2 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR2_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR2_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR3 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR3_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR3_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR4 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR4_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR4_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR5 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR5_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR5_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR6 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR6_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR6_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR7 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR7_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_XBAR7_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG0 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG1 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG1_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG1_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG2 18:18 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG2_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG2_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG3 19:19 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG3_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG3_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG4 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG4_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG4_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG5 21:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG5_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG5_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG6 22:22 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG6_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG6_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG7 23:23 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG7_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER0_IGEG7_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1(dev) (0x00004604+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL0 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL1 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL1_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL1_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL2 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL2_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL2_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL3 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL3_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL3_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL4 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL4_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL4_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL5 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL5_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL5_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL6 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL6_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL6_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL7 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL7_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_NVL7_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_FBH0 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_FBH0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_FBH0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_FBH1 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_FBH1_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_FBH1_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_XVEIGEG0 23:23 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_XVEIGEG0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_XVEIGEG0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_ISORDAT0 24:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_ISORDAT0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_ISORDAT0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_ISORDAT1 25:25 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_ISORDAT1_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER1_ISORDAT1_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2(dev) (0x00004608+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_NB 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_NB_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_NB_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_BG 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_BG_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_BG_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_BF 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_BF_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_BF_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_NINB 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_NINB_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_NINB_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_ISO 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_ISO_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_ISO_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_REQ 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_REQ_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_REQ_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_RSP 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_RSP_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_RSP_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_B_ATR 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_B_ATR_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_B_ATR_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_ATR 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_ATR_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_ATR_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_PRB 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_PRB_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_PRB_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_NINB_ATSD 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_NINB_ATSD_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_NINB_ATSD_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_RESP_RSP 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_RESP_RSP_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_RESP_RSP_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_REQ_I2E 12:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_REQ_I2E_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_VC_REQ_I2E_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_PKT_RD 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_PKT_RD_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_PKT_RD_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_PKT_WR 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_PKT_WR_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_PKT_WR_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_PKT_GRED 18:18 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_PKT_GRED_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_PKT_GRED_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_PKT_GATOM 19:19 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_PKT_GATOM_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_PKT_GATOM_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_PKT_WDAT 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_PKT_WDAT_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_PKT_WDAT_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_PKT_RDAT 21:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_PKT_RDAT_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_PKT_RDAT_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_TID_FILTER 28:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_PM_FILTER2_TID_FILTER_INIT 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_IDLE0(dev) (0x00004620+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_EG_IDLE0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_IDLE0_XBAR2HNIC0 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_IDLE0_XBAR2HNIC1 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_IDLE0_XBAR2HNIC2 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_IDLE0_XBAR2HNIC3 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_IDLE0_XBAR2HNIC4 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_IDLE0_XBAR2HNIC5 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_IDLE0_XBAR2HNIC6 6:6 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_IDLE0_XBAR2HNIC7 7:7 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_IDLE0_IG2EG0 16:16 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_IDLE0_IG2EG1 17:17 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_IDLE0_IG2EG2 18:18 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_IDLE0_IG2EG3 19:19 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_IDLE0_IG2EG_CEFBH 24:24 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_IDLE0_ARB 28:28 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_IDLE0_CDT 29:29 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_IDLE0_NISO 30:30 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_IDLE0_EG 31:31 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_SPARE(dev) (0x00004630+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_EG_SPARE__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_SPARE_DATA 31:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_SPARE_DATA_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_CYA_SPARE(dev) (0x00004634+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_EG_CYA_SPARE__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_SPARE__PRIV_LEVEL_MASK(dev) (0x00004650+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_SPARE__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_CYA_SPARE_DATA 31:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_EG_CYA_SPARE_DATA_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_EG_ERROR(dev) (0x00004670+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_EG_ERROR__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC0_BG_INTERLEAVING 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC1_BG_INTERLEAVING 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC2_BG_INTERLEAVING 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC3_BG_INTERLEAVING 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC4_BG_INTERLEAVING 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC5_BG_INTERLEAVING 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC6_BG_INTERLEAVING 6:6 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC7_BG_INTERLEAVING 7:7 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC0_NINB_NVLINK 12:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC1_NINB_NVLINK 13:13 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC2_NINB_NVLINK 14:14 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC3_NINB_NVLINK 15:15 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC4_NINB_NVLINK 16:16 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC5_NINB_NVLINK 17:17 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC6_NINB_NVLINK 18:18 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC7_NINB_NVLINK 19:19 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC0_TD_INTERLEAVING 20:20 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC1_TD_INTERLEAVING 21:21 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC2_TD_INTERLEAVING 22:22 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC3_TD_INTERLEAVING 23:23 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC4_TD_INTERLEAVING 24:24 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC5_TD_INTERLEAVING 25:25 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC6_TD_INTERLEAVING 26:26 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_XBAR2HNIC7_TD_INTERLEAVING 27:27 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2(dev) (0x00004674+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC0_IFACE_CDT_WRAP 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC1_IFACE_CDT_WRAP 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC2_IFACE_CDT_WRAP 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC3_IFACE_CDT_WRAP 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC4_IFACE_CDT_WRAP 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC5_IFACE_CDT_WRAP 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC6_IFACE_CDT_WRAP 6:6 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC7_IFACE_CDT_WRAP 7:7 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC0_TID_INCORRECT 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC1_TID_INCORRECT 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC2_TID_INCORRECT 10:10 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC3_TID_INCORRECT 11:11 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC4_TID_INCORRECT 12:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC5_TID_INCORRECT 13:13 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC6_TID_INCORRECT 14:14 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC7_TID_INCORRECT 15:15 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC0_PKT_FIELD_INCORRECT 16:16 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC1_PKT_FIELD_INCORRECT 17:17 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC2_PKT_FIELD_INCORRECT 18:18 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC3_PKT_FIELD_INCORRECT 19:19 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC4_PKT_FIELD_INCORRECT 20:20 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC5_PKT_FIELD_INCORRECT 21:21 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC6_PKT_FIELD_INCORRECT 22:22 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC7_PKT_FIELD_INCORRECT 23:23 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC0_INVALID_PKTID 24:24 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC1_INVALID_PKTID 25:25 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC2_INVALID_PKTID 26:26 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC3_INVALID_PKTID 27:27 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC4_INVALID_PKTID 28:28 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC5_INVALID_PKTID 29:29 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC6_INVALID_PKTID 30:30 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_2_XBAR2HNIC7_INVALID_PKTID 31:31 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3(dev) (0x00004678+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC0_INVALID_PKT_ON_VC 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC1_INVALID_PKT_ON_VC 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC2_INVALID_PKT_ON_VC 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC3_INVALID_PKT_ON_VC 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC4_INVALID_PKT_ON_VC 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC5_INVALID_PKT_ON_VC 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC6_INVALID_PKT_ON_VC 6:6 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC7_INVALID_PKT_ON_VC 7:7 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC0_INVALID_BURST 16:16 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC1_INVALID_BURST 17:17 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC2_INVALID_BURST 18:18 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC3_INVALID_BURST 19:19 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC4_INVALID_BURST 20:20 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC5_INVALID_BURST 21:21 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC6_INVALID_BURST 22:22 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC7_INVALID_BURST 23:23 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC0_UT_ERROR 24:24 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC1_UT_ERROR 25:25 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC2_UT_ERROR 26:26 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC3_UT_ERROR 27:27 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC4_UT_ERROR 28:28 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC5_UT_ERROR 29:29 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC6_UT_ERROR 30:30 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_3_XBAR2HNIC7_UT_ERROR 31:31 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4(dev) (0x0000467c+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4_NVLTL2HSH0_MIG_IN_CDT_WRAP 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4_NVLTL2HSH1_MIG_IN_CDT_WRAP 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4_NVLTL2HSH2_MIG_IN_CDT_WRAP 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4_NVLTL2HSH3_MIG_IN_CDT_WRAP 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4_NVLTL2HSH4_MIG_IN_CDT_WRAP 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4_NVLTL2HSH5_MIG_IN_CDT_WRAP 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4_NVLTL2HSH0_IFACE_CDT_WRAP 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4_NVLTL2HSH1_IFACE_CDT_WRAP 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4_NVLTL2HSH2_IFACE_CDT_WRAP 10:10 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4_NVLTL2HSH3_IFACE_CDT_WRAP 11:11 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4_NVLTL2HSH4_IFACE_CDT_WRAP 12:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4_NVLTL2HSH5_IFACE_CDT_WRAP 13:13 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4_NVLTL2HSH0_FLUSH_CNT_WRAP 16:16 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4_NVLTL2HSH1_FLUSH_CNT_WRAP 17:17 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4_NVLTL2HSH2_FLUSH_CNT_WRAP 18:18 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4_NVLTL2HSH3_FLUSH_CNT_WRAP 19:19 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4_NVLTL2HSH4_FLUSH_CNT_WRAP 20:20 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_4_NVLTL2HSH5_FLUSH_CNT_WRAP 21:21 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6(dev) (0x00004684+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC0_INVALID_HSHUB_ROUTING_SYS 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC1_INVALID_HSHUB_ROUTING_SYS 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC2_INVALID_HSHUB_ROUTING_SYS 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC3_INVALID_HSHUB_ROUTING_SYS 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC4_INVALID_HSHUB_ROUTING_SYS 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC5_INVALID_HSHUB_ROUTING_SYS 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC6_INVALID_HSHUB_ROUTING_SYS 6:6 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC7_INVALID_HSHUB_ROUTING_SYS 7:7 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC0_INVALID_HSHUB_ROUTING_PEER 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC1_INVALID_HSHUB_ROUTING_PEER 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC2_INVALID_HSHUB_ROUTING_PEER 10:10 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC3_INVALID_HSHUB_ROUTING_PEER 11:11 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC4_INVALID_HSHUB_ROUTING_PEER 12:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC5_INVALID_HSHUB_ROUTING_PEER 13:13 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC6_INVALID_HSHUB_ROUTING_PEER 14:14 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC7_INVALID_HSHUB_ROUTING_PEER 15:15 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC0_L2RMWS_STALLED_ON_TD 16:16 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC1_L2RMWS_STALLED_ON_TD 17:17 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC2_L2RMWS_STALLED_ON_TD 18:18 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC3_L2RMWS_STALLED_ON_TD 19:19 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC4_L2RMWS_STALLED_ON_TD 20:20 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC5_L2RMWS_STALLED_ON_TD 21:21 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC6_L2RMWS_STALLED_ON_TD 22:22 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_6_XBAR2HNIC7_L2RMWS_STALLED_ON_TD 23:23 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_7(dev) (0x00004688+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_EG_ERROR_7__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_ERROR_7_NVL0_L2RMWS_STALLED_ON_TD 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_7_NVL1_L2RMWS_STALLED_ON_TD 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_7_NVL2_L2RMWS_STALLED_ON_TD 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ERROR_7_NVL3_L2RMWS_STALLED_ON_TD 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_EG_ISO_CONFIG(dev) (0x00004500+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_EG_ISO_CONFIG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_ISO_CONFIG__PRIV_LEVEL_MASK(dev) (0x00004650+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_EG_ISO_CONFIG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_EG_ISO_CONFIG_DISP_HEADS_RDAT_OOO 0:0 /* RWIVF */
|
|
#define NV_PFB_HSHUB_EG_ISO_CONFIG_DISP_HEADS_RDAT_OOO_DISABLED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_EG_ISO_CONFIG_DISP_HEADS_RDAT_OOO_ENABLED 0x1 /* RWI-V */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG(dev) (0x000047f0+(dev)*8192) /* RWE4A */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG__PRIV_LEVEL_MASK(dev) (0x00004660+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_IDLE_CG_DLY_CNT 5:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_IDLE_CG_DLY_CNT_HWINIT 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_IDLE_CG_DLY_CNT__PROD 0x02 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_IDLE_CG_EN 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_IDLE_CG_EN_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_IDLE_CG_EN_DISABLED 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_IDLE_CG_EN__PROD 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_STATE_CG_EN 7:7 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_STATE_CG_EN_ENABLED 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_STATE_CG_EN_DISABLED 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_STATE_CG_EN__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_STALL_CG_DLY_CNT 13:8 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_STALL_CG_DLY_CNT_HWINIT 0x00 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_STALL_CG_DLY_CNT__PROD 0x02 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_STALL_CG_EN 14:14 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_STALL_CG_EN_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_STALL_CG_EN_DISABLED 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_STALL_CG_EN__PROD 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_QUIESCENT_CG_EN 15:15 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_QUIESCENT_CG_EN_ENABLED 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_QUIESCENT_CG_EN_DISABLED 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_QUIESCENT_CG_EN__PROD 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_WAKEUP_DLY_CNT 19:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_WAKEUP_DLY_CNT_HWINIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_WAKEUP_DLY_CNT__PROD 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_THROT_CLK_CNT 23:20 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_THROT_CLK_CNT_FULLSPEED 0xf /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_THROT_CLK_CNT__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_DI_DT_SKEW_VAL 27:24 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_DI_DT_SKEW_VAL_HWINIT 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_DI_DT_SKEW_VAL__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_THROT_CLK_EN 28:28 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_THROT_CLK_EN_ENABLED 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_THROT_CLK_EN_DISABLED 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_THROT_CLK_EN__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_THROT_CLK_SW_OVER 29:29 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_THROT_CLK_SW_OVER_EN 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_THROT_CLK_SW_OVER_DIS 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_THROT_CLK_SW_OVER__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_PAUSE_CG_EN 30:30 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_PAUSE_CG_EN_ENABLED 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_PAUSE_CG_EN_DISABLED 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_PAUSE_CG_EN__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_HALT_CG_EN 31:31 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_HALT_CG_EN_ENABLED 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_HALT_CG_EN_DISABLED 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG_HALT_CG_EN__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG1(dev) (0x000047f4+(dev)*8192) /* RWE4A */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG1__PRIV_LEVEL_MASK(dev) (0x00004660+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG1_MONITOR_CG_EN 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG1_MONITOR_CG_EN_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG1_MONITOR_CG_EN_DISABLED 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG1_MONITOR_CG_EN__PROD 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG1_SLCG 31:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG1_SLCG_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG1_SLCG_DISABLED 0x7fffffff /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRI_EG_CG1_SLCG__PROD 0x00000000 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK(dev) (0x00004a50+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL "pfb_hshub_cya" /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED_FUSE0 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED_FUSE1 0xc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_CYA_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0xfffff /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK(dev) (0x00004a54+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL "pfb_hshub_perf" /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED_FUSE0 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED_FUSE1 0xc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PERF_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0xfffff /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL "pfb_hshub_dbg" /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED_FUSE0 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED_FUSE1 0xc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_DBG_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0xfffff /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK(dev) (0x00004a60+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0xf /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0xf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x1 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x0 /* */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_CGATE_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0xfffff /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM(dev) (0x00004800+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_PM__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0 9:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_STATIC_PATTERN_10101010_8_GROUP 0x12f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_STATIC_PATTERN_01010101_8_GROUP 0x130 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP0 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1 0x001 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP2 0x002 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP3 0x003 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP4 0x004 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP5 0x005 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP6 0x006 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP7 0x007 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP8 0x008 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP9 0x009 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP10 0x00a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP11 0x00b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP12 0x00c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP13 0x00d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP14 0x00e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP15 0x00f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP16 0x010 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP17 0x011 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP18 0x012 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP19 0x013 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP20 0x014 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP21 0x015 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP22 0x016 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP23 0x017 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP24 0x018 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP25 0x019 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP26 0x01a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP27 0x01b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP28 0x01c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP29 0x01d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP30 0x01e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP31 0x01f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP32 0x020 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP33 0x021 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP34 0x022 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP35 0x023 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP36 0x024 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP37 0x025 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP38 0x026 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP39 0x027 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP40 0x028 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP41 0x029 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP42 0x02a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP43 0x02b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP44 0x02c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP45 0x02d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP46 0x02e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP47 0x02f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP48 0x030 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP49 0x031 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP50 0x032 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP51 0x033 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP52 0x034 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP53 0x035 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP54 0x036 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP55 0x037 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP56 0x038 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP57 0x039 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP58 0x03a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP59 0x03b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP60 0x03c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP61 0x03d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP62 0x03e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP63 0x03f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP64 0x040 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP65 0x041 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP66 0x042 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP67 0x043 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP68 0x044 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP69 0x045 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP70 0x046 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP71 0x047 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP72 0x048 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP73 0x049 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP74 0x04a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP75 0x04b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP76 0x04c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP77 0x04d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP78 0x04e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP79 0x04f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP80 0x050 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP81 0x051 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP82 0x052 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP83 0x053 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP84 0x054 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP85 0x055 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP86 0x056 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP87 0x057 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP88 0x058 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP89 0x059 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP90 0x05a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP91 0x05b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP92 0x05c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP93 0x05d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP94 0x05e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP95 0x05f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP96 0x060 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP97 0x061 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP98 0x062 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP99 0x063 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP100 0x064 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP101 0x065 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP102 0x066 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP103 0x067 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP104 0x068 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP105 0x069 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP106 0x06a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP107 0x06b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP108 0x06c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP109 0x06d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP110 0x06e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP111 0x06f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP112 0x070 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP113 0x071 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP114 0x072 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP115 0x073 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP116 0x074 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP117 0x075 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP118 0x076 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP119 0x077 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP120 0x078 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP121 0x079 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP122 0x07a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP123 0x07b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP124 0x07c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP125 0x07d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP126 0x07e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP127 0x07f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP128 0x080 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP129 0x081 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP130 0x082 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP131 0x083 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP132 0x084 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP133 0x085 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP134 0x086 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP135 0x087 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP136 0x088 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP137 0x089 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP138 0x08a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP139 0x08b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP140 0x08c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP141 0x08d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP142 0x08e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP143 0x08f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP144 0x090 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP145 0x091 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP146 0x092 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP147 0x093 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP148 0x094 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP149 0x095 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP150 0x096 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP151 0x097 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP152 0x098 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP153 0x099 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP154 0x09a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP155 0x09b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP156 0x09c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP157 0x09d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP158 0x09e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP159 0x09f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP160 0x0a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP161 0x0a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP162 0x0a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP163 0x0a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP164 0x0a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP165 0x0a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP166 0x0a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP167 0x0a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP168 0x0a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP169 0x0a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP170 0x0aa /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP171 0x0ab /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP172 0x0ac /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP173 0x0ad /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP174 0x0ae /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP175 0x0af /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP176 0x0b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP177 0x0b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP178 0x0b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP179 0x0b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP180 0x0b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP181 0x0b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP182 0x0b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP183 0x0b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP184 0x0b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP185 0x0b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP186 0x0ba /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP187 0x0bb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP188 0x0bc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP189 0x0bd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP190 0x0be /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP191 0x0bf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP192 0x0c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP193 0x0c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP194 0x0c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP195 0x0c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP196 0x0c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP197 0x0c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP198 0x0c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP199 0x0c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP200 0x0c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP201 0x0c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP202 0x0ca /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP203 0x0cb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP204 0x0cc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP205 0x0cd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP206 0x0ce /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP207 0x0cf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP208 0x0d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP209 0x0d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP210 0x0d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP211 0x0d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP212 0x0d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP213 0x0d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP214 0x0d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP215 0x0d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP216 0x0d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP217 0x0d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP218 0x0da /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP219 0x0db /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP220 0x0dc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP221 0x0dd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP222 0x0de /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP223 0x0df /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP224 0x0e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP225 0x0e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP226 0x0e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP227 0x0e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP228 0x0e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP229 0x0e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP230 0x0e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP231 0x0e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP232 0x0e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP233 0x0e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP234 0x0ea /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP235 0x0eb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP236 0x0ec /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP237 0x0ed /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP238 0x0ee /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP239 0x0ef /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP240 0x0f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP241 0x0f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP242 0x0f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP243 0x0f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP244 0x0f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP245 0x0f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP246 0x0f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP247 0x0f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP248 0x0f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP249 0x0f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP250 0x0fa /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP251 0x0fb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP252 0x0fc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP253 0x0fd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP254 0x0fe /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP255 0x0ff /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP256 0x100 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP257 0x101 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP258 0x102 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP259 0x103 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP260 0x104 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP261 0x105 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP262 0x106 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP263 0x107 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP264 0x108 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP265 0x109 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP266 0x10a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP267 0x10b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP268 0x10c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP269 0x10d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP270 0x10e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP271 0x10f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP272 0x110 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP273 0x111 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP274 0x112 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP275 0x113 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP276 0x114 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP277 0x115 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP278 0x116 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP279 0x117 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP280 0x118 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP281 0x119 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP282 0x11a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP283 0x11b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP284 0x11c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP285 0x11d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP286 0x11e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP287 0x11f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP288 0x120 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP289 0x121 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP290 0x122 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP291 0x123 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP292 0x124 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP293 0x125 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP294 0x126 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP295 0x127 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP296 0x128 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP297 0x129 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP298 0x12a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP299 0x12b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP300 0x12c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP301 0x12d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP302 0x12e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP303 0x12f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP304 0x130 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP305 0x131 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP306 0x132 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP307 0x133 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP308 0x134 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP309 0x135 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP310 0x136 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP311 0x137 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP312 0x138 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP313 0x139 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP314 0x13a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP315 0x13b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP316 0x13c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP317 0x13d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP318 0x13e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP319 0x13f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP320 0x140 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP321 0x141 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP322 0x142 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP323 0x143 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP324 0x144 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP325 0x145 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP326 0x146 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP327 0x147 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP328 0x148 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP329 0x149 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP330 0x14a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP331 0x14b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP332 0x14c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP333 0x14d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP334 0x14e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP335 0x14f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP336 0x150 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP337 0x151 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP338 0x152 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP339 0x153 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP340 0x154 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP341 0x155 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP342 0x156 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP343 0x157 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP344 0x158 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP345 0x159 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP346 0x15a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP347 0x15b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP348 0x15c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP349 0x15d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP350 0x15e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP351 0x15f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP352 0x160 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP353 0x161 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP354 0x162 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP355 0x163 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP356 0x164 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP357 0x165 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP358 0x166 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP359 0x167 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP360 0x168 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP361 0x169 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP362 0x16a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP363 0x16b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP364 0x16c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP365 0x16d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP366 0x16e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP367 0x16f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP368 0x170 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP369 0x171 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP370 0x172 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP371 0x173 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP372 0x174 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP373 0x175 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP374 0x176 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP375 0x177 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP376 0x178 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP377 0x179 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP378 0x17a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP379 0x17b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP380 0x17c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP381 0x17d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP382 0x17e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP383 0x17f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP384 0x180 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP385 0x181 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP386 0x182 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP387 0x183 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP388 0x184 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP389 0x185 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP390 0x186 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP391 0x187 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP392 0x188 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP393 0x189 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP394 0x18a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP395 0x18b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP396 0x18c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP397 0x18d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP398 0x18e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP399 0x18f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP400 0x190 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP401 0x191 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP402 0x192 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP403 0x193 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP404 0x194 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP405 0x195 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP406 0x196 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP407 0x197 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP408 0x198 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP409 0x199 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP410 0x19a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP411 0x19b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP412 0x19c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP413 0x19d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP414 0x19e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP415 0x19f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP416 0x1a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP417 0x1a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP418 0x1a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP419 0x1a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP420 0x1a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP421 0x1a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP422 0x1a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP423 0x1a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP424 0x1a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP425 0x1a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP426 0x1aa /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP427 0x1ab /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP428 0x1ac /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP429 0x1ad /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP430 0x1ae /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP431 0x1af /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP432 0x1b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP433 0x1b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP434 0x1b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP435 0x1b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP436 0x1b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP437 0x1b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP438 0x1b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP439 0x1b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP440 0x1b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP441 0x1b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP442 0x1ba /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP443 0x1bb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP444 0x1bc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP445 0x1bd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP446 0x1be /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP447 0x1bf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP448 0x1c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP449 0x1c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP450 0x1c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP451 0x1c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP452 0x1c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP453 0x1c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP454 0x1c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP455 0x1c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP456 0x1c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP457 0x1c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP458 0x1ca /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP459 0x1cb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP460 0x1cc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP461 0x1cd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP462 0x1ce /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP463 0x1cf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP464 0x1d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP465 0x1d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP466 0x1d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP467 0x1d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP468 0x1d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP469 0x1d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP470 0x1d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP471 0x1d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP472 0x1d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP473 0x1d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP474 0x1da /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP475 0x1db /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP476 0x1dc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP477 0x1dd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP478 0x1de /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP479 0x1df /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP480 0x1e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP481 0x1e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP482 0x1e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP483 0x1e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP484 0x1e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP485 0x1e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP486 0x1e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP487 0x1e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP488 0x1e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP489 0x1e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP490 0x1ea /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP491 0x1eb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP492 0x1ec /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP493 0x1ed /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP494 0x1ee /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP495 0x1ef /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP496 0x1f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP497 0x1f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP498 0x1f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP499 0x1f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP500 0x1f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP501 0x1f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP502 0x1f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP503 0x1f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP504 0x1f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP505 0x1f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP506 0x1fa /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP507 0x1fb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP508 0x1fc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP509 0x1fd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP510 0x1fe /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP511 0x1ff /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP512 0x200 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP513 0x201 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP514 0x202 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP515 0x203 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP516 0x204 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP517 0x205 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP518 0x206 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP519 0x207 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP520 0x208 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP521 0x209 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP522 0x20a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP523 0x20b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP524 0x20c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP525 0x20d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP526 0x20e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP527 0x20f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP528 0x210 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP529 0x211 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP530 0x212 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP531 0x213 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP532 0x214 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP533 0x215 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP534 0x216 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP535 0x217 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP536 0x218 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP537 0x219 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP538 0x21a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP539 0x21b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP540 0x21c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP541 0x21d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP542 0x21e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP543 0x21f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP544 0x220 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP545 0x221 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP546 0x222 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP547 0x223 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP548 0x224 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP549 0x225 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP550 0x226 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP551 0x227 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP552 0x228 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP553 0x229 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP554 0x22a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP555 0x22b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP556 0x22c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP557 0x22d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP558 0x22e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP559 0x22f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP560 0x230 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP561 0x231 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP562 0x232 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP563 0x233 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP564 0x234 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP565 0x235 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP566 0x236 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP567 0x237 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP568 0x238 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP569 0x239 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP570 0x23a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP571 0x23b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP572 0x23c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP573 0x23d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP574 0x23e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP575 0x23f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP576 0x240 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP577 0x241 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP578 0x242 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP579 0x243 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP580 0x244 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP581 0x245 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP582 0x246 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP583 0x247 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP584 0x248 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP585 0x249 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP586 0x24a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP587 0x24b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP588 0x24c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP589 0x24d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP590 0x24e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP591 0x24f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP592 0x250 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP593 0x251 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP594 0x252 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP595 0x253 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP596 0x254 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP597 0x255 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP598 0x256 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP599 0x257 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP600 0x258 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP601 0x259 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP602 0x25a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP603 0x25b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP604 0x25c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP605 0x25d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP606 0x25e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP607 0x25f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP608 0x260 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP609 0x261 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP610 0x262 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP611 0x263 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP612 0x264 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP613 0x265 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP614 0x266 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP615 0x267 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP616 0x268 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP617 0x269 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP618 0x26a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP619 0x26b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP620 0x26c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP621 0x26d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP622 0x26e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP623 0x26f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP624 0x270 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP625 0x271 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP626 0x272 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP627 0x273 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP628 0x274 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP629 0x275 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP630 0x276 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP631 0x277 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP632 0x278 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP633 0x279 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP634 0x27a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP635 0x27b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP636 0x27c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP637 0x27d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP638 0x27e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP639 0x27f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP640 0x280 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP641 0x281 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP642 0x282 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP643 0x283 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP644 0x284 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP645 0x285 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP646 0x286 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP647 0x287 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP648 0x288 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP649 0x289 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP650 0x28a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP651 0x28b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP652 0x28c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP653 0x28d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP654 0x28e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP655 0x28f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP656 0x290 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP657 0x291 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP658 0x292 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP659 0x293 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP660 0x294 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP661 0x295 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP662 0x296 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP663 0x297 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP664 0x298 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP665 0x299 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP666 0x29a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP667 0x29b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP668 0x29c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP669 0x29d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP670 0x29e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP671 0x29f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP672 0x2a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP673 0x2a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP674 0x2a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP675 0x2a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP676 0x2a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP677 0x2a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP678 0x2a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP679 0x2a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP680 0x2a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP681 0x2a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP682 0x2aa /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP683 0x2ab /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP684 0x2ac /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP685 0x2ad /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP686 0x2ae /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP687 0x2af /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP688 0x2b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP689 0x2b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP690 0x2b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP691 0x2b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP692 0x2b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP693 0x2b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP694 0x2b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP695 0x2b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP696 0x2b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP697 0x2b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP698 0x2ba /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP699 0x2bb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP700 0x2bc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP701 0x2bd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP702 0x2be /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP703 0x2bf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP704 0x2c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP705 0x2c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP706 0x2c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP707 0x2c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP708 0x2c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP709 0x2c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP710 0x2c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP711 0x2c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP712 0x2c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP713 0x2c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP714 0x2ca /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP715 0x2cb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP716 0x2cc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP717 0x2cd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP718 0x2ce /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP719 0x2cf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP720 0x2d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP721 0x2d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP722 0x2d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP723 0x2d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP724 0x2d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP725 0x2d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP726 0x2d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP727 0x2d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP728 0x2d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP729 0x2d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP730 0x2da /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP731 0x2db /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP732 0x2dc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP733 0x2dd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP734 0x2de /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP735 0x2df /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP736 0x2e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP737 0x2e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP738 0x2e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP739 0x2e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP740 0x2e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP741 0x2e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP742 0x2e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP743 0x2e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP744 0x2e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP745 0x2e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP746 0x2ea /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP747 0x2eb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP748 0x2ec /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP749 0x2ed /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP750 0x2ee /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP751 0x2ef /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP752 0x2f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP753 0x2f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP754 0x2f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP755 0x2f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP756 0x2f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP757 0x2f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP758 0x2f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP759 0x2f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP760 0x2f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP761 0x2f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP762 0x2fa /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP763 0x2fb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP764 0x2fc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP765 0x2fd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP766 0x2fe /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP767 0x2ff /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP768 0x300 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP769 0x301 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP770 0x302 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP771 0x303 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP772 0x304 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP773 0x305 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP774 0x306 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP775 0x307 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP776 0x308 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP777 0x309 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP778 0x30a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP779 0x30b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP780 0x30c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP781 0x30d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP782 0x30e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP783 0x30f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP784 0x310 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP785 0x311 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP786 0x312 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP787 0x313 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP788 0x314 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP789 0x315 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP790 0x316 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP791 0x317 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP792 0x318 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP793 0x319 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP794 0x31a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP795 0x31b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP796 0x31c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP797 0x31d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP798 0x31e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP799 0x31f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP800 0x320 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP801 0x321 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP802 0x322 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP803 0x323 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP804 0x324 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP805 0x325 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP806 0x326 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP807 0x327 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP808 0x328 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP809 0x329 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP810 0x32a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP811 0x32b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP812 0x32c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP813 0x32d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP814 0x32e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP815 0x32f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP816 0x330 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP817 0x331 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP818 0x332 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP819 0x333 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP820 0x334 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP821 0x335 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP822 0x336 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP823 0x337 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP824 0x338 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP825 0x339 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP826 0x33a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP827 0x33b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP828 0x33c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP829 0x33d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP830 0x33e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP831 0x33f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP832 0x340 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP833 0x341 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP834 0x342 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP835 0x343 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP836 0x344 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP837 0x345 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP838 0x346 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP839 0x347 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP840 0x348 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP841 0x349 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP842 0x34a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP843 0x34b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP844 0x34c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP845 0x34d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP846 0x34e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP847 0x34f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP848 0x350 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP849 0x351 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP850 0x352 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP851 0x353 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP852 0x354 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP853 0x355 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP854 0x356 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP855 0x357 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP856 0x358 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP857 0x359 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP858 0x35a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP859 0x35b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP860 0x35c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP861 0x35d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP862 0x35e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP863 0x35f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP864 0x360 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP865 0x361 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP866 0x362 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP867 0x363 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP868 0x364 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP869 0x365 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP870 0x366 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP871 0x367 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP872 0x368 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP873 0x369 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP874 0x36a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP875 0x36b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP876 0x36c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP877 0x36d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP878 0x36e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP879 0x36f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP880 0x370 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP881 0x371 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP882 0x372 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP883 0x373 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP884 0x374 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP885 0x375 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP886 0x376 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP887 0x377 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP888 0x378 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP889 0x379 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP890 0x37a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP891 0x37b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP892 0x37c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP893 0x37d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP894 0x37e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP895 0x37f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP896 0x380 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP897 0x381 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP898 0x382 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP899 0x383 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP900 0x384 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP901 0x385 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP902 0x386 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP903 0x387 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP904 0x388 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP905 0x389 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP906 0x38a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP907 0x38b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP908 0x38c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP909 0x38d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP910 0x38e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP911 0x38f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP912 0x390 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP913 0x391 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP914 0x392 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP915 0x393 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP916 0x394 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP917 0x395 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP918 0x396 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP919 0x397 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP920 0x398 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP921 0x399 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP922 0x39a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP923 0x39b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP924 0x39c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP925 0x39d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP926 0x39e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP927 0x39f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP928 0x3a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP929 0x3a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP930 0x3a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP931 0x3a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP932 0x3a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP933 0x3a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP934 0x3a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP935 0x3a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP936 0x3a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP937 0x3a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP938 0x3aa /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP939 0x3ab /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP940 0x3ac /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP941 0x3ad /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP942 0x3ae /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP943 0x3af /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP944 0x3b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP945 0x3b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP946 0x3b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP947 0x3b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP948 0x3b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP949 0x3b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP950 0x3b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP951 0x3b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP952 0x3b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP953 0x3b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP954 0x3ba /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP955 0x3bb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP956 0x3bc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP957 0x3bd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP958 0x3be /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP959 0x3bf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP960 0x3c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP961 0x3c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP962 0x3c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP963 0x3c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP964 0x3c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP965 0x3c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP966 0x3c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP967 0x3c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP968 0x3c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP969 0x3c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP970 0x3ca /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP971 0x3cb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP972 0x3cc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP973 0x3cd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP974 0x3ce /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP975 0x3cf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP976 0x3d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP977 0x3d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP978 0x3d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP979 0x3d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP980 0x3d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP981 0x3d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP982 0x3d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP983 0x3d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP984 0x3d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP985 0x3d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP986 0x3da /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP987 0x3db /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP988 0x3dc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP989 0x3dd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP990 0x3de /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP991 0x3df /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP992 0x3e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP993 0x3e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP994 0x3e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP995 0x3e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP996 0x3e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP997 0x3e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP998 0x3e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP999 0x3e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1000 0x3e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1001 0x3e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1002 0x3ea /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1003 0x3eb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1004 0x3ec /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1005 0x3ed /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1006 0x3ee /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1007 0x3ef /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1008 0x3f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1009 0x3f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1010 0x3f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1011 0x3f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1012 0x3f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1013 0x3f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1014 0x3f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1015 0x3f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1016 0x3f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1017 0x3f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1018 0x3fa /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1019 0x3fb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1020 0x3fc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1021 0x3fd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1022 0x3fe /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL0_GRP1023 0x3ff /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1 25:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_STATIC_PATTERN_10101010_8_GROUP 0x12f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_STATIC_PATTERN_01010101_8_GROUP 0x130 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP0 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1 0x001 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP2 0x002 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP3 0x003 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP4 0x004 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP5 0x005 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP6 0x006 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP7 0x007 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP8 0x008 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP9 0x009 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP10 0x00a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP11 0x00b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP12 0x00c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP13 0x00d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP14 0x00e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP15 0x00f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP16 0x010 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP17 0x011 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP18 0x012 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP19 0x013 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP20 0x014 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP21 0x015 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP22 0x016 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP23 0x017 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP24 0x018 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP25 0x019 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP26 0x01a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP27 0x01b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP28 0x01c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP29 0x01d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP30 0x01e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP31 0x01f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP32 0x020 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP33 0x021 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP34 0x022 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP35 0x023 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP36 0x024 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP37 0x025 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP38 0x026 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP39 0x027 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP40 0x028 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP41 0x029 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP42 0x02a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP43 0x02b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP44 0x02c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP45 0x02d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP46 0x02e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP47 0x02f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP48 0x030 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP49 0x031 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP50 0x032 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP51 0x033 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP52 0x034 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP53 0x035 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP54 0x036 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP55 0x037 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP56 0x038 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP57 0x039 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP58 0x03a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP59 0x03b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP60 0x03c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP61 0x03d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP62 0x03e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP63 0x03f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP64 0x040 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP65 0x041 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP66 0x042 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP67 0x043 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP68 0x044 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP69 0x045 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP70 0x046 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP71 0x047 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP72 0x048 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP73 0x049 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP74 0x04a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP75 0x04b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP76 0x04c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP77 0x04d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP78 0x04e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP79 0x04f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP80 0x050 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP81 0x051 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP82 0x052 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP83 0x053 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP84 0x054 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP85 0x055 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP86 0x056 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP87 0x057 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP88 0x058 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP89 0x059 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP90 0x05a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP91 0x05b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP92 0x05c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP93 0x05d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP94 0x05e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP95 0x05f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP96 0x060 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP97 0x061 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP98 0x062 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP99 0x063 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP100 0x064 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP101 0x065 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP102 0x066 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP103 0x067 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP104 0x068 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP105 0x069 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP106 0x06a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP107 0x06b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP108 0x06c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP109 0x06d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP110 0x06e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP111 0x06f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP112 0x070 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP113 0x071 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP114 0x072 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP115 0x073 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP116 0x074 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP117 0x075 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP118 0x076 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP119 0x077 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP120 0x078 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP121 0x079 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP122 0x07a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP123 0x07b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP124 0x07c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP125 0x07d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP126 0x07e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP127 0x07f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP128 0x080 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP129 0x081 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP130 0x082 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP131 0x083 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP132 0x084 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP133 0x085 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP134 0x086 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP135 0x087 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP136 0x088 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP137 0x089 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP138 0x08a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP139 0x08b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP140 0x08c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP141 0x08d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP142 0x08e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP143 0x08f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP144 0x090 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP145 0x091 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP146 0x092 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP147 0x093 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP148 0x094 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP149 0x095 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP150 0x096 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP151 0x097 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP152 0x098 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP153 0x099 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP154 0x09a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP155 0x09b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP156 0x09c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP157 0x09d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP158 0x09e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP159 0x09f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP160 0x0a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP161 0x0a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP162 0x0a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP163 0x0a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP164 0x0a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP165 0x0a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP166 0x0a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP167 0x0a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP168 0x0a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP169 0x0a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP170 0x0aa /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP171 0x0ab /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP172 0x0ac /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP173 0x0ad /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP174 0x0ae /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP175 0x0af /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP176 0x0b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP177 0x0b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP178 0x0b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP179 0x0b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP180 0x0b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP181 0x0b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP182 0x0b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP183 0x0b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP184 0x0b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP185 0x0b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP186 0x0ba /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP187 0x0bb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP188 0x0bc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP189 0x0bd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP190 0x0be /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP191 0x0bf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP192 0x0c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP193 0x0c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP194 0x0c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP195 0x0c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP196 0x0c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP197 0x0c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP198 0x0c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP199 0x0c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP200 0x0c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP201 0x0c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP202 0x0ca /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP203 0x0cb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP204 0x0cc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP205 0x0cd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP206 0x0ce /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP207 0x0cf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP208 0x0d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP209 0x0d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP210 0x0d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP211 0x0d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP212 0x0d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP213 0x0d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP214 0x0d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP215 0x0d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP216 0x0d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP217 0x0d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP218 0x0da /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP219 0x0db /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP220 0x0dc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP221 0x0dd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP222 0x0de /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP223 0x0df /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP224 0x0e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP225 0x0e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP226 0x0e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP227 0x0e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP228 0x0e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP229 0x0e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP230 0x0e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP231 0x0e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP232 0x0e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP233 0x0e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP234 0x0ea /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP235 0x0eb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP236 0x0ec /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP237 0x0ed /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP238 0x0ee /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP239 0x0ef /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP240 0x0f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP241 0x0f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP242 0x0f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP243 0x0f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP244 0x0f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP245 0x0f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP246 0x0f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP247 0x0f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP248 0x0f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP249 0x0f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP250 0x0fa /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP251 0x0fb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP252 0x0fc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP253 0x0fd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP254 0x0fe /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP255 0x0ff /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP256 0x100 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP257 0x101 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP258 0x102 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP259 0x103 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP260 0x104 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP261 0x105 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP262 0x106 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP263 0x107 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP264 0x108 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP265 0x109 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP266 0x10a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP267 0x10b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP268 0x10c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP269 0x10d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP270 0x10e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP271 0x10f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP272 0x110 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP273 0x111 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP274 0x112 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP275 0x113 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP276 0x114 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP277 0x115 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP278 0x116 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP279 0x117 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP280 0x118 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP281 0x119 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP282 0x11a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP283 0x11b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP284 0x11c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP285 0x11d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP286 0x11e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP287 0x11f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP288 0x120 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP289 0x121 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP290 0x122 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP291 0x123 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP292 0x124 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP293 0x125 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP294 0x126 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP295 0x127 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP296 0x128 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP297 0x129 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP298 0x12a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP299 0x12b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP300 0x12c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP301 0x12d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP302 0x12e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP303 0x12f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP304 0x130 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP305 0x131 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP306 0x132 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP307 0x133 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP308 0x134 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP309 0x135 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP310 0x136 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP311 0x137 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP312 0x138 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP313 0x139 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP314 0x13a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP315 0x13b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP316 0x13c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP317 0x13d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP318 0x13e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP319 0x13f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP320 0x140 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP321 0x141 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP322 0x142 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP323 0x143 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP324 0x144 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP325 0x145 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP326 0x146 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP327 0x147 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP328 0x148 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP329 0x149 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP330 0x14a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP331 0x14b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP332 0x14c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP333 0x14d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP334 0x14e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP335 0x14f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP336 0x150 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP337 0x151 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP338 0x152 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP339 0x153 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP340 0x154 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP341 0x155 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP342 0x156 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP343 0x157 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP344 0x158 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP345 0x159 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP346 0x15a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP347 0x15b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP348 0x15c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP349 0x15d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP350 0x15e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP351 0x15f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP352 0x160 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP353 0x161 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP354 0x162 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP355 0x163 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP356 0x164 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP357 0x165 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP358 0x166 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP359 0x167 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP360 0x168 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP361 0x169 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP362 0x16a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP363 0x16b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP364 0x16c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP365 0x16d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP366 0x16e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP367 0x16f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP368 0x170 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP369 0x171 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP370 0x172 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP371 0x173 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP372 0x174 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP373 0x175 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP374 0x176 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP375 0x177 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP376 0x178 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP377 0x179 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP378 0x17a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP379 0x17b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP380 0x17c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP381 0x17d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP382 0x17e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP383 0x17f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP384 0x180 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP385 0x181 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP386 0x182 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP387 0x183 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP388 0x184 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP389 0x185 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP390 0x186 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP391 0x187 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP392 0x188 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP393 0x189 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP394 0x18a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP395 0x18b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP396 0x18c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP397 0x18d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP398 0x18e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP399 0x18f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP400 0x190 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP401 0x191 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP402 0x192 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP403 0x193 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP404 0x194 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP405 0x195 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP406 0x196 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP407 0x197 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP408 0x198 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP409 0x199 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP410 0x19a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP411 0x19b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP412 0x19c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP413 0x19d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP414 0x19e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP415 0x19f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP416 0x1a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP417 0x1a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP418 0x1a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP419 0x1a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP420 0x1a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP421 0x1a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP422 0x1a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP423 0x1a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP424 0x1a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP425 0x1a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP426 0x1aa /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP427 0x1ab /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP428 0x1ac /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP429 0x1ad /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP430 0x1ae /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP431 0x1af /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP432 0x1b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP433 0x1b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP434 0x1b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP435 0x1b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP436 0x1b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP437 0x1b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP438 0x1b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP439 0x1b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP440 0x1b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP441 0x1b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP442 0x1ba /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP443 0x1bb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP444 0x1bc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP445 0x1bd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP446 0x1be /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP447 0x1bf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP448 0x1c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP449 0x1c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP450 0x1c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP451 0x1c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP452 0x1c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP453 0x1c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP454 0x1c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP455 0x1c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP456 0x1c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP457 0x1c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP458 0x1ca /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP459 0x1cb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP460 0x1cc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP461 0x1cd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP462 0x1ce /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP463 0x1cf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP464 0x1d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP465 0x1d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP466 0x1d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP467 0x1d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP468 0x1d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP469 0x1d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP470 0x1d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP471 0x1d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP472 0x1d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP473 0x1d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP474 0x1da /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP475 0x1db /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP476 0x1dc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP477 0x1dd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP478 0x1de /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP479 0x1df /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP480 0x1e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP481 0x1e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP482 0x1e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP483 0x1e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP484 0x1e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP485 0x1e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP486 0x1e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP487 0x1e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP488 0x1e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP489 0x1e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP490 0x1ea /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP491 0x1eb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP492 0x1ec /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP493 0x1ed /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP494 0x1ee /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP495 0x1ef /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP496 0x1f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP497 0x1f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP498 0x1f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP499 0x1f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP500 0x1f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP501 0x1f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP502 0x1f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP503 0x1f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP504 0x1f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP505 0x1f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP506 0x1fa /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP507 0x1fb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP508 0x1fc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP509 0x1fd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP510 0x1fe /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP511 0x1ff /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP512 0x200 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP513 0x201 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP514 0x202 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP515 0x203 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP516 0x204 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP517 0x205 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP518 0x206 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP519 0x207 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP520 0x208 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP521 0x209 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP522 0x20a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP523 0x20b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP524 0x20c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP525 0x20d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP526 0x20e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP527 0x20f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP528 0x210 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP529 0x211 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP530 0x212 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP531 0x213 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP532 0x214 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP533 0x215 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP534 0x216 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP535 0x217 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP536 0x218 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP537 0x219 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP538 0x21a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP539 0x21b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP540 0x21c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP541 0x21d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP542 0x21e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP543 0x21f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP544 0x220 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP545 0x221 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP546 0x222 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP547 0x223 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP548 0x224 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP549 0x225 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP550 0x226 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP551 0x227 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP552 0x228 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP553 0x229 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP554 0x22a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP555 0x22b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP556 0x22c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP557 0x22d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP558 0x22e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP559 0x22f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP560 0x230 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP561 0x231 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP562 0x232 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP563 0x233 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP564 0x234 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP565 0x235 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP566 0x236 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP567 0x237 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP568 0x238 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP569 0x239 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP570 0x23a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP571 0x23b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP572 0x23c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP573 0x23d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP574 0x23e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP575 0x23f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP576 0x240 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP577 0x241 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP578 0x242 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP579 0x243 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP580 0x244 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP581 0x245 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP582 0x246 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP583 0x247 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP584 0x248 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP585 0x249 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP586 0x24a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP587 0x24b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP588 0x24c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP589 0x24d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP590 0x24e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP591 0x24f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP592 0x250 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP593 0x251 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP594 0x252 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP595 0x253 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP596 0x254 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP597 0x255 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP598 0x256 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP599 0x257 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP600 0x258 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP601 0x259 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP602 0x25a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP603 0x25b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP604 0x25c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP605 0x25d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP606 0x25e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP607 0x25f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP608 0x260 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP609 0x261 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP610 0x262 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP611 0x263 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP612 0x264 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP613 0x265 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP614 0x266 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP615 0x267 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP616 0x268 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP617 0x269 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP618 0x26a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP619 0x26b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP620 0x26c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP621 0x26d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP622 0x26e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP623 0x26f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP624 0x270 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP625 0x271 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP626 0x272 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP627 0x273 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP628 0x274 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP629 0x275 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP630 0x276 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP631 0x277 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP632 0x278 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP633 0x279 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP634 0x27a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP635 0x27b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP636 0x27c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP637 0x27d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP638 0x27e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP639 0x27f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP640 0x280 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP641 0x281 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP642 0x282 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP643 0x283 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP644 0x284 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP645 0x285 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP646 0x286 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP647 0x287 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP648 0x288 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP649 0x289 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP650 0x28a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP651 0x28b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP652 0x28c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP653 0x28d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP654 0x28e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP655 0x28f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP656 0x290 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP657 0x291 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP658 0x292 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP659 0x293 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP660 0x294 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP661 0x295 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP662 0x296 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP663 0x297 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP664 0x298 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP665 0x299 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP666 0x29a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP667 0x29b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP668 0x29c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP669 0x29d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP670 0x29e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP671 0x29f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP672 0x2a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP673 0x2a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP674 0x2a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP675 0x2a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP676 0x2a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP677 0x2a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP678 0x2a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP679 0x2a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP680 0x2a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP681 0x2a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP682 0x2aa /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP683 0x2ab /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP684 0x2ac /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP685 0x2ad /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP686 0x2ae /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP687 0x2af /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP688 0x2b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP689 0x2b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP690 0x2b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP691 0x2b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP692 0x2b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP693 0x2b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP694 0x2b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP695 0x2b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP696 0x2b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP697 0x2b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP698 0x2ba /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP699 0x2bb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP700 0x2bc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP701 0x2bd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP702 0x2be /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP703 0x2bf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP704 0x2c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP705 0x2c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP706 0x2c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP707 0x2c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP708 0x2c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP709 0x2c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP710 0x2c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP711 0x2c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP712 0x2c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP713 0x2c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP714 0x2ca /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP715 0x2cb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP716 0x2cc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP717 0x2cd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP718 0x2ce /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP719 0x2cf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP720 0x2d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP721 0x2d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP722 0x2d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP723 0x2d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP724 0x2d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP725 0x2d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP726 0x2d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP727 0x2d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP728 0x2d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP729 0x2d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP730 0x2da /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP731 0x2db /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP732 0x2dc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP733 0x2dd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP734 0x2de /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP735 0x2df /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP736 0x2e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP737 0x2e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP738 0x2e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP739 0x2e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP740 0x2e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP741 0x2e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP742 0x2e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP743 0x2e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP744 0x2e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP745 0x2e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP746 0x2ea /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP747 0x2eb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP748 0x2ec /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP749 0x2ed /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP750 0x2ee /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP751 0x2ef /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP752 0x2f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP753 0x2f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP754 0x2f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP755 0x2f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP756 0x2f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP757 0x2f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP758 0x2f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP759 0x2f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP760 0x2f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP761 0x2f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP762 0x2fa /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP763 0x2fb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP764 0x2fc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP765 0x2fd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP766 0x2fe /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP767 0x2ff /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP768 0x300 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP769 0x301 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP770 0x302 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP771 0x303 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP772 0x304 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP773 0x305 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP774 0x306 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP775 0x307 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP776 0x308 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP777 0x309 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP778 0x30a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP779 0x30b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP780 0x30c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP781 0x30d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP782 0x30e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP783 0x30f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP784 0x310 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP785 0x311 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP786 0x312 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP787 0x313 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP788 0x314 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP789 0x315 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP790 0x316 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP791 0x317 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP792 0x318 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP793 0x319 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP794 0x31a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP795 0x31b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP796 0x31c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP797 0x31d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP798 0x31e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP799 0x31f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP800 0x320 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP801 0x321 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP802 0x322 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP803 0x323 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP804 0x324 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP805 0x325 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP806 0x326 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP807 0x327 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP808 0x328 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP809 0x329 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP810 0x32a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP811 0x32b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP812 0x32c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP813 0x32d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP814 0x32e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP815 0x32f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP816 0x330 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP817 0x331 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP818 0x332 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP819 0x333 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP820 0x334 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP821 0x335 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP822 0x336 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP823 0x337 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP824 0x338 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP825 0x339 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP826 0x33a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP827 0x33b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP828 0x33c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP829 0x33d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP830 0x33e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP831 0x33f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP832 0x340 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP833 0x341 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP834 0x342 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP835 0x343 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP836 0x344 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP837 0x345 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP838 0x346 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP839 0x347 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP840 0x348 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP841 0x349 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP842 0x34a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP843 0x34b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP844 0x34c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP845 0x34d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP846 0x34e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP847 0x34f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP848 0x350 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP849 0x351 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP850 0x352 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP851 0x353 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP852 0x354 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP853 0x355 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP854 0x356 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP855 0x357 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP856 0x358 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP857 0x359 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP858 0x35a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP859 0x35b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP860 0x35c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP861 0x35d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP862 0x35e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP863 0x35f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP864 0x360 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP865 0x361 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP866 0x362 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP867 0x363 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP868 0x364 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP869 0x365 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP870 0x366 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP871 0x367 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP872 0x368 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP873 0x369 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP874 0x36a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP875 0x36b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP876 0x36c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP877 0x36d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP878 0x36e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP879 0x36f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP880 0x370 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP881 0x371 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP882 0x372 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP883 0x373 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP884 0x374 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP885 0x375 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP886 0x376 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP887 0x377 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP888 0x378 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP889 0x379 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP890 0x37a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP891 0x37b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP892 0x37c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP893 0x37d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP894 0x37e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP895 0x37f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP896 0x380 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP897 0x381 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP898 0x382 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP899 0x383 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP900 0x384 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP901 0x385 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP902 0x386 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP903 0x387 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP904 0x388 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP905 0x389 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP906 0x38a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP907 0x38b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP908 0x38c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP909 0x38d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP910 0x38e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP911 0x38f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP912 0x390 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP913 0x391 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP914 0x392 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP915 0x393 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP916 0x394 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP917 0x395 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP918 0x396 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP919 0x397 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP920 0x398 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP921 0x399 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP922 0x39a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP923 0x39b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP924 0x39c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP925 0x39d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP926 0x39e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP927 0x39f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP928 0x3a0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP929 0x3a1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP930 0x3a2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP931 0x3a3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP932 0x3a4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP933 0x3a5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP934 0x3a6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP935 0x3a7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP936 0x3a8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP937 0x3a9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP938 0x3aa /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP939 0x3ab /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP940 0x3ac /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP941 0x3ad /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP942 0x3ae /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP943 0x3af /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP944 0x3b0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP945 0x3b1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP946 0x3b2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP947 0x3b3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP948 0x3b4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP949 0x3b5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP950 0x3b6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP951 0x3b7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP952 0x3b8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP953 0x3b9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP954 0x3ba /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP955 0x3bb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP956 0x3bc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP957 0x3bd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP958 0x3be /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP959 0x3bf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP960 0x3c0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP961 0x3c1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP962 0x3c2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP963 0x3c3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP964 0x3c4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP965 0x3c5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP966 0x3c6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP967 0x3c7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP968 0x3c8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP969 0x3c9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP970 0x3ca /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP971 0x3cb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP972 0x3cc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP973 0x3cd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP974 0x3ce /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP975 0x3cf /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP976 0x3d0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP977 0x3d1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP978 0x3d2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP979 0x3d3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP980 0x3d4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP981 0x3d5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP982 0x3d6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP983 0x3d7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP984 0x3d8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP985 0x3d9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP986 0x3da /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP987 0x3db /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP988 0x3dc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP989 0x3dd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP990 0x3de /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP991 0x3df /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP992 0x3e0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP993 0x3e1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP994 0x3e2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP995 0x3e3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP996 0x3e4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP997 0x3e5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP998 0x3e6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP999 0x3e7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1000 0x3e8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1001 0x3e9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1002 0x3ea /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1003 0x3eb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1004 0x3ec /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1005 0x3ed /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1006 0x3ee /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1007 0x3ef /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1008 0x3f0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1009 0x3f1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1010 0x3f2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1011 0x3f3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1012 0x3f4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1013 0x3f5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1014 0x3f6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1015 0x3f7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1016 0x3f8 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1017 0x3f9 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1018 0x3fa /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1019 0x3fb /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1020 0x3fc /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1021 0x3fd /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1022 0x3fe /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_SEL1_GRP1023 0x3ff /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_EN 31:31 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_EN_OFF 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_DEBUG_PM(dev) (0x0000480c+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_DEBUG_PM__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_DEBUG_PM_BUS 15:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG(dev) (0x00004810+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG__PRIV_LEVEL_MASK(dev) (0x00004a50+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_EN 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_RED_THRESH 5:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_RED_THRESH_4 0x00 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_RED_THRESH_6 0x01 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_RED_THRESH_8 0x02 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_RED_THRESH_12 0x03 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_RED_THRESH_16 0x04 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_RED_THRESH_24 0x05 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_RED_THRESH_32 0x06 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_RED_THRESH_48 0x07 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_RED_THRESH_64 0x08 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_RED_THRESH_96 0x09 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_RED_THRESH_128 0x0a /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_RED_THRESH_192 0x0b /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_RED_THRESH_256 0x0c /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_RED_THRESH_384 0x0d /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_RED_THRESH_512 0x0e /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_RED_THRESH_768 0x0f /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STARVE_MODE_RED_THRESH_INIT 0x0a /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_EN 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_EN_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_EN_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_MIN_GAP 8:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_MIN_GAP_64 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_MIN_GAP_128 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_MIN_GAP_256 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_MIN_GAP_512 0x3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_MIN_GAP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_FILTER_COEFF 10:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_FILTER_COEFF_128 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_FILTER_COEFF_256 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_FILTER_COEFF_512 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_FILTER_COEFF_1024 0x3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_FILTER_COEFF_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_ABS_THRESH 13:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_ABS_THRESH_2 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_ABS_THRESH_3 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_ABS_THRESH_5 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_ABS_THRESH_7 0x3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_ABS_THRESH_8 0x4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_ABS_THRESH_9 0x5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_ABS_THRESH_11 0x6 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_ABS_THRESH_13 0x7 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_ABS_THRESH_INIT 0x2 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_REL_THRESH 15:14 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_REL_THRESH_0 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_REL_THRESH_1 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_REL_THRESH_2 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_REL_THRESH_4 0x3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_KICK_REL_THRESH_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_BL2PL_WEIGHT 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_BL2PL_WEIGHT_1X 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_BL2PL_WEIGHT_2X 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_BL2PL_WEIGHT_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_NVL_CDT_DISABLE 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_NVL_CDT_DISABLE_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_NVL_CDT_DISABLE_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_NVL_CDT_DISABLE_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_NVL_CDT_THROTTLE_DISABLE 18:18 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_NVL_CDT_THROTTLE_DISABLE_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_NVL_CDT_THROTTLE_DISABLE_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_NVL_CDT_THROTTLE_DISABLE_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STAY_LIMIT 25:19 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_ARB_CFG_STAY_LIMIT_INIT 0x38 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_BL2PL_CFG(dev) (0x00004820+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_BL2PL_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_BL2PL_CFG_VAL 31:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_BL2PL_CFG_VAL_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_RRRB_CFG(dev) (0x00004830+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_RRRB_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_RRRB_CFG_VAL 31:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_RRRB_CFG_VAL_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG(dev) (0x00004840+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG__PRIV_LEVEL_MASK(dev) (0x00004a50+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_WDAT_BE_ZERO 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_WDAT_BE_ZERO_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_WDAT_BE_ZERO_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_WDAT_BE_ZERO_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_COMPRESSION_OVER_NVLINK 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_COMPRESSION_OVER_NVLINK_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_COMPRESSION_OVER_NVLINK_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_COMPRESSION_OVER_NVLINK_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_REQ_ARB_WEIGHT 8:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_REQ_ARB_WEIGHT_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_PRB_ARB_WEIGHT 12:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_PRB_ARB_WEIGHT_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_ATR_ARB_WEIGHT 16:13 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_ATR_ARB_WEIGHT_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_RSP_ARB_WEIGHT 20:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_RSP_ARB_WEIGHT_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DISABLE_FO_XBAR_WR 21:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DISABLE_FO_XBAR_WR_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DISABLE_FO_XBAR_WR_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DISABLE_FO_XBAR_WR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_REQ_ARB_XBAR_WT 22:22 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_REQ_ARB_XBAR_WT_ONE 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_REQ_ARB_XBAR_WT_TWO 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_REQ_ARB_XBAR_WT_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_REQ_ARB_I2E_WT 23:23 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_REQ_ARB_I2E_WT_ONE 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_REQ_ARB_I2E_WT_TWO 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_REQ_ARB_I2E_WT_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DONT_FLUSH_NVL0 24:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DONT_FLUSH_NVL0_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DONT_FLUSH_NVL1 25:25 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DONT_FLUSH_NVL1_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DONT_FLUSH_NVL2 26:26 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DONT_FLUSH_NVL2_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DONT_FLUSH_NVL3 27:27 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DONT_FLUSH_NVL3_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DONT_FLUSH_NVL4 28:28 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DONT_FLUSH_NVL4_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DONT_FLUSH_NVL5 29:29 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DONT_FLUSH_NVL5_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DONT_FLUSH_NVL6 30:30 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DONT_FLUSH_NVL6_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DONT_FLUSH_NVL7 31:31 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_DONT_FLUSH_NVL7_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_XV_UPPER_ADDR(dev) (0x00004844+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_XV_UPPER_ADDR__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_XV_UPPER_ADDR__PRIV_LEVEL_MASK(dev) (0x00004a50+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_XV_UPPER_ADDR__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_XV_UPPER_ADDR_ADR_63_40 23:0 /* RWIVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_XV_UPPER_ADDR_ADR_63_40_INIT 0x000000 /* RWI-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_2(dev) (0x00004848+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_2__PRIV_LEVEL_MASK(dev) (0x00004a50+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_2__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_2_HP_BIT_USED 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_2_HP_BIT_USED_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_2_HP_BIT_USED_EN 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_2_HP_BIT_USED_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_2_DBI_ENABLE 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_CFG_2_DBI_ENABLE_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_NRDAT_CFG0(dev) (0x00004850+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_NRDAT_CFG0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_NRDAT_CFG0__PRIV_LEVEL_MASK(dev) (0x00004a54+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_NRDAT_CFG0__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_NRDAT_CFG0_LIMIT_SHARED 10:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_NRDAT_CFG0_LIMIT_SHARED_INIT 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_NRDAT_CFG1(dev) (0x00004854+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_NRDAT_CFG1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_NRDAT_CFG1__PRIV_LEVEL_MASK(dev) (0x00004a54+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_NRDAT_CFG1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_NRDAT_CFG1_LIMIT_REQ_ATR 10:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_NRDAT_CFG1_LIMIT_REQ_ATR_INIT 0x7ff /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_NRDAT_CFG1_LIMIT_PRB 26:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_NRDAT_CFG1_LIMIT_PRB_INIT 0x7ff /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_NP_WRITE_CFG0(dev) (0x00004858+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_NP_WRITE_CFG0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_NP_WRITE_CFG0__PRIV_LEVEL_MASK(dev) (0x00004a54+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_NP_WRITE_CFG0__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_NP_WRITE_CFG0_LIMIT 11:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_NP_WRITE_CFG0_LIMIT_INIT 0xfff /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_RAWMODE_CFG(dev) (0x0000485c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_RAWMODE_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_RAWMODE_CFG__PRIV_LEVEL_MASK(dev) (0x00004a54+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_RAWMODE_CFG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_RAWMODE_CFG_COMPTAGLINE 19:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_RAWMODE_CFG_COMPTAGLINE_INIT 0xfffff /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET(dev) (0x00004b00+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_0_RST 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_0_RST_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_1_RST 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_1_RST_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_2_RST 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_2_RST_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_3_RST 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_3_RST_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_4_RST 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_4_RST_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_5_RST 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_5_RST_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_0_TRG 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_0_TRG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_1_TRG 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_1_TRG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_2_TRG 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_2_TRG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_3_TRG 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_3_TRG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_4_TRG 12:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_4_TRG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_5_TRG 13:13 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_5_TRG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_0_TIMEOUT_STATUS_RST 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_0_TIMEOUT_STATUS_RST_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_1_TIMEOUT_STATUS_RST 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_1_TIMEOUT_STATUS_RST_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_2_TIMEOUT_STATUS_RST 18:18 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_2_TIMEOUT_STATUS_RST_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_3_TIMEOUT_STATUS_RST 19:19 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_3_TIMEOUT_STATUS_RST_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_4_TIMEOUT_STATUS_RST 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_4_TIMEOUT_STATUS_RST_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_5_TIMEOUT_STATUS_RST 21:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_5_TIMEOUT_STATUS_RST_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_GRANULARITY 31:31 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_GRANULARITY_1US 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_SET_GRANULARITY_128NS 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_INDEX(dev) (0x00004b04+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_INDEX__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_INDEX_INDEX 3:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_INDEX_INDEX_MIN 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_INDEX_INDEX_MAX 0x5 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_INDEX_READINCR 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_INDEX_READINCR_DISABLED 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_INDEX_READINCR_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_INDEX_WRITEINCR 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_INDEX_WRITEINCR_DISABLED 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_INDEX_WRITEINCR_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0(dev) (0x00004b08+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0__APERTURE_INDEX_OFFSET 0xfffffffc /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_EN 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_MODE 2:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_MODE_TRACE_BUF 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_MODE_TIMEOUT_ENH 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_MODE_LATENCY_BIN 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_TRG_LOCAL_EN 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_TRG_LOCAL_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_TRG_CPUREQ_EN 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_TRG_CPUREQ_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_TRG_GLOBALTRG_EN 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_TRG_GLOBALTRG_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_TRG_PMMFLAG_EN 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_TRG_PMMFLAG_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_CAP_WAIT_GLOBALTRG 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_CAP_WAIT_GLOBALTRG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_CAP_WAIT_PMMFLAG 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_CAP_WAIT_PMMFLAG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_TRG_WAIT_GLOBALTRG 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_TRG_WAIT_GLOBALTRG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_TRG_WAIT_PMMFLAG 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_TRG_WAIT_PMMFLAG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_CAP_SEL 15:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_CAP_SEL_CAP0 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_CAP_SEL_CAP1 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_CAP_SEL_CAP2 0x2 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_CAP_SEL_CAP3 0x3 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_CAP_SEL_CAP4 0x4 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_CAP_DATA_SEL 20:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_CAP_DATA_SEL_0 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_TRG_LOCAL_STATUS 24:24 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_TRG_CPUREQ_STATUS 25:25 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_TRG_GLOBALTRG_STATUS 26:26 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_TRG_PMMFLAG_STATUS 27:27 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG0_TRGPOSTWIN_STATUS 28:28 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG1(dev) (0x00004b0c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG1__APERTURE_INDEX_OFFSET 0xfffffff8 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG1_TRG_POST_WIN 15:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG1_TRG_POST_WIN_0 0x0000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CFG1_TRG_POST_WIN_915 0x0393 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0(dev) (0x00004b10+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0__APERTURE_INDEX_OFFSET 0xfffffff4 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_PKTID_REQ_HDR 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_PKTID_REQ_HDR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_PKTID_REQ_DATA 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_PKTID_REQ_DATA_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_PKTID_REQ_HDRDATA 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_PKTID_REQ_HDRDATA_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_PKTID_REQ_HDRDATABE 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_PKTID_REQ_HDRDATABE_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_PKTID_PROBE 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_PKTID_PROBE_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_PKTID_ATR_HDR 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_PKTID_ATR_HDR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_PKTID_RESP_HDR 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_PKTID_RESP_HDR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_PKTID_RESP_DATA 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_PKTID_RESP_DATA_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_PKTID_RESP_HDRDATA 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_PKTID_RESP_HDRDATA_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_NCCREAD_NCP 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_NCCREAD_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_NCCREAD_NCNP 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_NCCREAD_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_WRITE_RR_NCP 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_WRITE_RR_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_WRITE_RR_NCNP 12:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_WRITE_RR_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_RMW_NCP 13:13 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_RMW_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_RMW_NCNP 14:14 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_RMW_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_ATOMIC_RR_NCP 15:15 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_ATOMIC_RR_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_ATOMIC_RR_NCNP 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_ATOMIC_RR_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_PROBE_MO 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_PROBE_MO_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_PROBE_N 18:18 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_PROBE_N_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_ATR 19:19 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_CMD_ATR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_FLA_OFF 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_FLA_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_FLA_ON 21:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_FLA_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_NCR_OFF 22:22 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_NCR_OFF_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_NCR_ON 23:23 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_REQ_NCR_ON_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_COMP_REQ_ON 24:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_COMP_REQ_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_COMP_REQ_OFF 25:25 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_COMP_REQ_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_FAM_OFF 26:26 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_FAM_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_FAM_ON 27:27 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_FAM_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_TCEN_OFF 28:28 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_TCEN_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_TCEN_ON 29:29 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_TCEN_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_POISON_OFF 30:30 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_POISON_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_POISON_ON 31:31 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT0_POISON_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1(dev) (0x00004b14+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1__APERTURE_INDEX_OFFSET 0xfffffff0 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_CMD_REQRSP_ND 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_CMD_REQRSP_ND_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_CMD_DGDRSP 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_CMD_DGDRSP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_CMD_REQRSP_D 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_CMD_REQRSP_D_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_CMD_ATDRSP 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_CMD_ATDRSP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_CMD_TRANSDONE_ND 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_CMD_TRANSDONE_ND_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_CMD_TRANSDONE_D 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_CMD_TRANSDONE_D_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_STATE_X 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_STATE_X_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_STATE_I 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_STATE_I_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_ADDRTYPE_00 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_ADDRTYPE_00_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_STATE_E 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_STATE_E_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_ADDRTYPE_01 12:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_ADDRTYPE_01_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_STATE_M 13:13 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_STATE_M_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_ADDRTYPE_10 14:14 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_ADDRTYPE_10_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_ADDRTYPE_11 15:15 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_ADDRTYPE_11_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_ERROR_NO_ERR 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_ERROR_NO_ERR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_ERROR_PRIV_ERR 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_ERROR_PRIV_ERR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_ERROR_UNSUPPORTED_REQ 18:18 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_ERROR_UNSUPPORTED_REQ_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_ERROR_HW_ERR 19:19 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_ERROR_HW_ERR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_CANCEL_OFF 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_CANCEL_OFF_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_CANCEL_ON 21:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_RESP_CANCEL_ON_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_GFID_EN 22:22 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_GFID_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_COLRSPCNT_EN 23:23 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_COLRSPCNT_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_SUBID_EN 24:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_SUBID_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_TDTAG_EN 25:25 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_TDTAG_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_BDF_EN 26:26 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_BDF_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_PASID_EN 27:27 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_PASID_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_ADR_EN 28:28 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_ADR_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_FULL_PACKET_EN 29:29 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_FULL_PACKET_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_PKT_DBG_CAPTURE_PACKET 30:30 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT1_PKT_DBG_CAPTURE_PACKET_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT2(dev) (0x00004b18+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT2__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT2__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT2__APERTURE_INDEX_OFFSET 0xffffffec /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT2_SUBID 9:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT2_SUBID_INIT 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT2_TDTAG 25:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT2_TDTAG_INIT 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT3(dev) (0x00004b1c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT3__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT3__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT3__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT3__APERTURE_INDEX_OFFSET 0xffffffe8 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT3_BDF 15:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT3_BDF_INIT 0x0000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT3_GFID 23:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT3_GFID_INIT 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT3_COLRSPCNT 31:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT3_COLRSPCNT_INIT 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT4(dev) (0x00004b20+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT4__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT4__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT4__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT4__APERTURE_INDEX_OFFSET 0xffffffe4 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT4_PASID 19:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT4_PASID_INIT 0x00000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT5(dev) (0x00004b24+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT5__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT5__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT5__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT5__APERTURE_INDEX_OFFSET 0xffffffe0 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT5_ADR_31_3 31:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT5_ADR_31_3_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT6(dev) (0x00004b28+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT6__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT6__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT6__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT6__APERTURE_INDEX_OFFSET 0xffffffdc /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT6_ADR_56_32 24:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT6_ADR_56_32_INIT 0x0000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT7(dev) (0x00004b2c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT7__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT7__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT7__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT7__APERTURE_INDEX_OFFSET 0xffffffd8 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT7_BITMASK_ADR_31_3 31:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT7_BITMASK_ADR_31_3_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT8(dev) (0x00004b30+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT8__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT8__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT8__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT8__APERTURE_INDEX_OFFSET 0xffffffd4 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT8_BITMASK_ADR_56_32 31:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_CAP_FILT8_BITMASK_ADR_56_32_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0(dev) (0x00004b38+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0__APERTURE_INDEX_OFFSET 0xffffffcc /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_PKTID_REQ_HDR 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_PKTID_REQ_HDR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_PKTID_REQ_DATA 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_PKTID_REQ_DATA_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_PKTID_REQ_HDRDATA 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_PKTID_REQ_HDRDATA_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_PKTID_REQ_HDRDATABE 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_PKTID_REQ_HDRDATABE_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_PKTID_PROBE 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_PKTID_PROBE_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_PKTID_ATR_HDR 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_PKTID_ATR_HDR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_PKTID_RESP_HDR 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_PKTID_RESP_HDR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_PKTID_RESP_DATA 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_PKTID_RESP_DATA_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_PKTID_RESP_HDRDATA 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_PKTID_RESP_HDRDATA_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_NCCREAD_NCP 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_NCCREAD_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_NCCREAD_NCNP 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_NCCREAD_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_WRITE_RR_NCP 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_WRITE_RR_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_WRITE_RR_NCNP 12:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_WRITE_RR_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_RMW_NCP 13:13 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_RMW_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_RMW_NCNP 14:14 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_RMW_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_ATOMIC_RR_NCP 15:15 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_ATOMIC_RR_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_ATOMIC_RR_NCNP 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_ATOMIC_RR_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_PROBE_MO 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_PROBE_MO_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_PROBE_N 18:18 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_PROBE_N_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_ATR 19:19 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_CMD_ATR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_COMP_REQ_OFF 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_COMP_REQ_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_COMP_REQ_ON 21:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_COMP_REQ_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_NCR_OFF 22:22 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_NCR_OFF_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_NCR_ON 23:23 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_REQ_NCR_ON_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_FLA_OFF 24:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_FLA_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_FLA_ON 25:25 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_FLA_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_FAM_OFF 26:26 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_FAM_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_FAM_ON 27:27 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_FAM_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_TCEN_OFF 28:28 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_TCEN_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_TCEN_ON 29:29 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_TCEN_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_POISON_OFF 30:30 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_POISON_OFF_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_POISON_ON 31:31 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT0_POISON_ON_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1(dev) (0x00004b3c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1__APERTURE_INDEX_OFFSET 0xffffffc8 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_CMD_REQRSP_ND 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_CMD_REQRSP_ND_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_CMD_DGDRSP 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_CMD_DGDRSP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_CMD_REQRSP_D 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_CMD_REQRSP_D_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_CMD_ATDRSP 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_CMD_ATDRSP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_CMD_TRANSDONE_ND 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_CMD_TRANSDONE_ND_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_CMD_TRANSDONE_D 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_CMD_TRANSDONE_D_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_STATE_X 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_STATE_X_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_STATE_I 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_STATE_I_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_ADDRTYPE_00 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_ADDRTYPE_00_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_STATE_E 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_STATE_E_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_ADDRTYPE_01 12:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_ADDRTYPE_01_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_STATE_M 13:13 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_STATE_M_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_ADDRTYPE_10 14:14 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_ADDRTYPE_10_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_ADDRTYPE_11 15:15 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_ADDRTYPE_11_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_ERROR_NO_ERR 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_ERROR_NO_ERR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_ERROR_PRIV_ERR 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_ERROR_PRIV_ERR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_ERROR_UNSUPPORTED_REQ 18:18 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_ERROR_UNSUPPORTED_REQ_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_ERROR_HW_ERR 19:19 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_ERROR_HW_ERR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_CANCEL_OFF 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_CANCEL_OFF_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_CANCEL_ON 21:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_RESP_CANCEL_ON_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_GFID_EN 22:22 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_GFID_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_COLRSPCNT_EN 23:23 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_COLRSPCNT_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_SUBID_EN 24:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_SUBID_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_TDTAG_EN 25:25 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_TDTAG_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_BDF_EN 26:26 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_BDF_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_PASID_EN 27:27 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_PASID_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_ADR_EN 28:28 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_ADR_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_DATA_EN 29:29 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_DATA_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_PKT_DEBUG_TRG 30:30 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT1_PKT_DEBUG_TRG_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT2(dev) (0x00004b40+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT2__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT2__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT2__APERTURE_INDEX_OFFSET 0xffffffc4 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT2_SUBID 9:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT2_SUBID_INIT 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT2_TDTAG 25:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT2_TDTAG_INIT 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT2_GFID 31:26 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT2_GFID_INIT 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT3(dev) (0x00004b44+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT3__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT3__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT3__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT3__APERTURE_INDEX_OFFSET 0xffffffc0 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT3_BDF 15:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT3_BDF_INIT 0x0000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT3_LTCSUBID 31:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT3_LTCSUBID_INIT 0x0000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT4(dev) (0x00004b48+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT4__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT4__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT4__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT4__APERTURE_INDEX_OFFSET 0xffffffbc /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT4_PASID 19:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT4_PASID_INIT 0x00000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT4_COLRSPCNT 31:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT4_COLRSPCNT_INIT 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT5(dev) (0x00004b4c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT5__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT5__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT5__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT5__APERTURE_INDEX_OFFSET 0xffffffb8 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT5_ADR_31_3 31:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT5_ADR_31_3_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT6(dev) (0x00004b50+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT6__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT6__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT6__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT6__APERTURE_INDEX_OFFSET 0xffffffb4 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT6_ADR_56_32 24:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT6_ADR_56_32_INIT 0x0000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT7(dev) (0x00004b54+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT7__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT7__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT7__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT7__APERTURE_INDEX_OFFSET 0xffffffb0 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT7_BITMASK_ADR_31_3 31:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT7_BITMASK_ADR_31_3_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT8(dev) (0x00004b58+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT8__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT8__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT8__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT8__APERTURE_INDEX_OFFSET 0xffffffac /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT8_BITMASK_ADR_56_32 24:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT8_BITMASK_ADR_56_32_INIT 0x0000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT9(dev) (0x00004b5c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT9__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT9__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT9__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT9__APERTURE_INDEX_OFFSET 0xffffffa8 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT9_DATA_31_0 31:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TRG_FILT9_DATA_31_0_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMADR(dev) (0x00004b60+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMADR__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMADR__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMADR__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMADR__APERTURE_INDEX_OFFSET 0xffffffa4 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMADR_RDADR 9:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMADR_RDADR_INIT 0x000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMADR_TRG 19:10 /* R-EVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMADR_TRG_INIT 0x000 /* R-E-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMADR_TAIL 29:20 /* R-EVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMADR_TAIL_INIT 0x000 /* R-E-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMADR_WRAP 30:30 /* R-EVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMADR_WRAP_INIT 0x0 /* R-E-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMADR_ALLOW_DATA_RD 31:31 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMADR_ALLOW_DATA_RD_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA0(dev) (0x00004b64+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA0__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA0__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA0__APERTURE_INDEX_OFFSET 0xffffffa0 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA0_RDAT 31:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA1(dev) (0x00004b68+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA1__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA1__APERTURE_INDEX_OFFSET 0xffffff9c /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA1_RDAT 31:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA2(dev) (0x00004b6c+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA2__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA2__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA2__APERTURE_INDEX_OFFSET 0xffffff98 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA2_RDAT 29:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_RAMDATA2_ENH_STATUS 30:30 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0(dev) (0x00004b70+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0__APERTURE_INDEX_OFFSET 0xffffff94 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_TRG_EN 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_TRG_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_NCCREAD_NCP 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_NCCREAD_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_NCCREAD_NCNP 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_NCCREAD_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_WRITE_RR_NCP 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_WRITE_RR_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_WRITE_RR_NCNP 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_WRITE_RR_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_RMW_NCP 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_RMW_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_RMW_NCNP 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_RMW_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_ATOMIC_RR_NCP 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_ATOMIC_RR_NCP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_ATOMIC_RR_NCNP 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_ATOMIC_RR_NCNP_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_PROBE_MO 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_PROBE_MO_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_PROBE_N 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_PROBE_N_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_ATR 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_CMD_ATR_INIT 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_SUBID_EN 12:12 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_SUBID_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_ADR_EN 13:13 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT0_ADR_EN_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT1(dev) (0x00004b74+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT1__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT1__APERTURE_INDEX_OFFSET 0xffffff90 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT1_ADR_31_5 31:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT1_ADR_31_5_INIT 0x0000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT2(dev) (0x00004b78+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT2__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT2__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT2__APERTURE_INDEX_OFFSET 0xffffff8c /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT2_ADR_39_32 7:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT2_ADR_39_32_INIT 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT2_SUBID 31:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_LTCREQ_TRG_NVLTL2HSH_FILT2_SUBID_INIT 0x0000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0(dev) (0x00004b7c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0__APERTURE_INDEX_OFFSET 0xffffff88 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0_MODE 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0_MODE_RSP 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0_MODE_TD 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0_LATENCY_BIN_SEL 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0_LATENCY_BIN_SEL_IG 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0_LATENCY_BIN_SEL_RR 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0_ENH_SIMPLE_STATUS 17:17 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0_FLUSH_STATUS 18:18 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0_REQRSP_BASIC_STATUS 19:19 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0_PRBRSP_BASIC_STATUS 20:20 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0_ATRRSP_BASIC_STATUS 21:21 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0_RSPTD_BASIC_STATUS 22:22 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0_CDT_REQ_STATUS 23:23 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0_CDT_RSP_STATUS 24:24 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0_CDT_PRB_STATUS 25:25 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG0_CDT_ATR_STATUS 26:26 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG1(dev) (0x00004b80+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG1__APERTURE_INDEX_OFFSET 0xffffff84 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG1_FLUSH_THRESH 7:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG1_FLUSH_THRESH_INIT 0x20 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG2(dev) (0x00004b84+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG2__APERTURE_INDEX_OFFSET 0xffffff80 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG2_REQRSP_THRESH 7:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG2_REQRSP_THRESH_INIT 0x20 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG2_PRBRSP_THRESH 15:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG2_PRBRSP_THRESH_INIT 0x20 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG2_ATRRSP_THRESH 23:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG2_ATRRSP_THRESH_INIT 0x20 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG2_RSPTD_THRESH 31:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG2_RSPTD_THRESH_INIT 0x20 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG3(dev) (0x00004b88+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG3__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG3__APERTURE_INDEX_OFFSET 0xffffff7c /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG3_CDT_REQ_THRESH 7:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG3_CDT_REQ_THRESH_INIT 0x20 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG3_CDT_RSP_THRESH 15:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG3_CDT_RSP_THRESH_INIT 0x20 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG3_CDT_PRB_THRESH 23:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG3_CDT_PRB_THRESH_INIT 0x20 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG3_CDT_ATR_THRESH 31:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG3_CDT_ATR_THRESH_INIT 0x20 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG4(dev) (0x00004b8c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG4__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG4__APERTURE_INDEX_OFFSET 0xffffff78 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG4_REQRSP_THRESH1 7:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG4_REQRSP_THRESH1_INIT 0x10 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG4_REQRSP_THRESH2 15:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG4_REQRSP_THRESH2_INIT 0x20 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG4_REQRSP_THRESH3 23:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG4_REQRSP_THRESH3_INIT 0x30 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG4_REQRSP_THRESH4 31:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG4_REQRSP_THRESH4_INIT 0x40 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG5(dev) (0x00004b90+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG5__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG5__APERTURE_INDEX_OFFSET 0xffffff74 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG5_PRBRSP_THRESH1 7:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG5_PRBRSP_THRESH1_INIT 0x10 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG5_PRBRSP_THRESH2 15:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG5_PRBRSP_THRESH2_INIT 0x20 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG5_PRBRSP_THRESH3 23:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG5_PRBRSP_THRESH3_INIT 0x30 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG5_PRBRSP_THRESH4 31:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG5_PRBRSP_THRESH4_INIT 0x40 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG6(dev) (0x00004b94+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG6__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG6__APERTURE_INDEX_OFFSET 0xffffff70 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG6_ATRRSP_THRESH1 7:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG6_ATRRSP_THRESH1_INIT 0x10 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG6_ATRRSP_THRESH2 15:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG6_ATRRSP_THRESH2_INIT 0x20 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG6_ATRRSP_THRESH3 23:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG6_ATRRSP_THRESH3_INIT 0x30 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG6_ATRRSP_THRESH4 31:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_CFG6_ATRRSP_THRESH4_INIT 0x40 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_REQRSP_PKTDATA0(dev) (0x00004b98+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_REQRSP_PKTDATA0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_REQRSP_PKTDATA0__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_REQRSP_PKTDATA0__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_REQRSP_PKTDATA0__APERTURE_INDEX_OFFSET 0xffffff6c /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_REQRSP_PKTDATA0_RDAT 31:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_REQRSP_PKTDATA1(dev) (0x00004b9c+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_REQRSP_PKTDATA1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_REQRSP_PKTDATA1__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_REQRSP_PKTDATA1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_REQRSP_PKTDATA1__APERTURE_INDEX_OFFSET 0xffffff68 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_REQRSP_PKTDATA1_RDAT 31:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_REQRSP_PKTDATA2(dev) (0x00004ba0+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_REQRSP_PKTDATA2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_REQRSP_PKTDATA2__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_REQRSP_PKTDATA2__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_REQRSP_PKTDATA2__APERTURE_INDEX_OFFSET 0xffffff64 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_REQRSP_PKTDATA2_RDAT 31:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_PRBRSP_PKTDATA0(dev) (0x00004ba4+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_PRBRSP_PKTDATA0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_PRBRSP_PKTDATA0__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_PRBRSP_PKTDATA0__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_PRBRSP_PKTDATA0__APERTURE_INDEX_OFFSET 0xffffff60 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_PRBRSP_PKTDATA0_RDAT 31:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_PRBRSP_PKTDATA1(dev) (0x00004ba8+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_PRBRSP_PKTDATA1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_PRBRSP_PKTDATA1__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_PRBRSP_PKTDATA1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_PRBRSP_PKTDATA1__APERTURE_INDEX_OFFSET 0xffffff5c /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_PRBRSP_PKTDATA1_RDAT 31:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_PRBRSP_PKTDATA2(dev) (0x00004bac+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_PRBRSP_PKTDATA2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_PRBRSP_PKTDATA2__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_PRBRSP_PKTDATA2__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_PRBRSP_PKTDATA2__APERTURE_INDEX_OFFSET 0xffffff58 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_PRBRSP_PKTDATA2_RDAT 31:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_ATRRSP_PKTDATA0(dev) (0x00004bb0+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_ATRRSP_PKTDATA0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_ATRRSP_PKTDATA0__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_ATRRSP_PKTDATA0__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_ATRRSP_PKTDATA0__APERTURE_INDEX_OFFSET 0xffffff54 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_ATRRSP_PKTDATA0_RDAT 31:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_ATRRSP_PKTDATA1(dev) (0x00004bb4+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_ATRRSP_PKTDATA1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_ATRRSP_PKTDATA1__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_ATRRSP_PKTDATA1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_ATRRSP_PKTDATA1__APERTURE_INDEX_OFFSET 0xffffff50 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_ATRRSP_PKTDATA1_RDAT 31:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_ATRRSP_PKTDATA2(dev) (0x00004bb8+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_ATRRSP_PKTDATA2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_ATRRSP_PKTDATA2__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_ATRRSP_PKTDATA2__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_ATRRSP_PKTDATA2__APERTURE_INDEX_OFFSET 0xffffff4c /* */
|
|
#define NV_PFB_HSHUB_RR_HSH2NVLTL_DBG_TIMEOUT_ENH_ATRRSP_PKTDATA2_RDAT 31:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0(dev) (0x00004a00+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR0 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR1 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR1_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR1_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR2 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR2_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR2_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR3 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR3_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR3_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR4 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR4_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR4_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR5 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR5_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR5_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR6 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR6_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR6_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR7 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR7_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_XBAR7_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR0 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR1 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR1_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR1_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR2 18:18 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR2_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR2_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR3 19:19 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR3_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR3_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR4 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR4_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR4_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR5 21:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR5_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR5_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR6 22:22 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR6_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR6_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR7 23:23 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR7_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER0_IGRR7_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1(dev) (0x00004a04+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE0 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE1 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE1_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE1_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE2 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE2_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE2_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE3 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE3_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE3_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE4 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE4_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE4_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE5 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE5_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE5_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE6 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE6_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE6_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE7 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE7_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_CE7_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL0 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL1 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL1_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL1_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL2 18:18 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL2_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL2_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL3 19:19 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL3_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL3_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL4 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL4_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL4_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL5 21:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL5_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL5_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL6 22:22 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL6_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL6_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL7 23:23 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL7_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_NVL7_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_PDRDAT0 24:24 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_PDRDAT0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_PDRDAT0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_PDRDAT1 25:25 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_PDRDAT1_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_PDRDAT1_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_PDRDAT2 26:26 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_PDRDAT2_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_PDRDAT2_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_PDRDAT3 27:27 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_PDRDAT3_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER1_PDRDAT3_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2(dev) (0x00004a08+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2_XVEIGRR0 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2_XVEIGRR0_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2_XVEIGRR0_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2_VC_B_ATR 7:7 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2_VC_B_ATR_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2_VC_B_ATR_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2_VC_ATR 8:8 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2_VC_ATR_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2_VC_ATR_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2_VC_PRB 9:9 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2_VC_PRB_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2_VC_PRB_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2_VC_NINB_ATSD 10:10 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2_VC_NINB_ATSD_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2_VC_NINB_ATSD_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2_VC_RESP_RSP 11:11 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2_VC_RESP_RSP_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER2_VC_RESP_RSP_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3(dev) (0x00004a0c+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_VC_NB 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_VC_NB_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_VC_NB_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_VC_B 1:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_VC_B_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_VC_B_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_VC_NINB 2:2 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_VC_NINB_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_VC_NINB_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_VC_ISO 3:3 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_VC_ISO_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_VC_ISO_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_VC_REQ 4:4 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_VC_REQ_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_VC_REQ_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_VC_RSP 5:5 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_VC_RSP_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_VC_RSP_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_PKT_RD 16:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_PKT_RD_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_PKT_RD_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_PKT_WR 17:17 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_PKT_WR_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_PKT_WR_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_PKT_GRED 18:18 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_PKT_GRED_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_PKT_GRED_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_PKT_GATOM 19:19 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_PKT_GATOM_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_PKT_GATOM_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_PKT_WDAT 20:20 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_PKT_WDAT_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_PKT_WDAT_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_PKT_RDAT 21:21 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_PKT_RDAT_EN 0x1 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_PM_FILTER3_PKT_RDAT_DIS 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_IDLE0(dev) (0x00004a20+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_IDLE0__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_IDLE0_XRDAT0 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE0_XRDAT1 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE0_XRDAT2 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE0_XRDAT3 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE0_XRDAT4 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE0_XRDAT5 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE0_XRDAT6 6:6 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE0_XRDAT7 7:7 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE0_BL2PL0 16:16 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE0_BL2PL1 17:17 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE0_BL2PL2 18:18 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE0_BL2PL3 19:19 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE0_XVE_BL2PL 24:24 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE0_ARB 28:28 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE0_CDT 29:29 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE0_RR 31:31 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE1(dev) (0x00004a24+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_IDLE1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_IDLE1_NRDAT0 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE1_NRDAT1 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE1_NRDAT2 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE1_NRDAT3 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE1_HSH2NVLTL0 6:6 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE1_HSH2NVLTL1 7:7 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE1_HSH2NVLTL2 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_IDLE1_HSH2NVLTL3 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_DEBUG_CFG(dev) (0x00004a30+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_DEBUG_CFG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_DEBUG_CFG__PRIV_LEVEL_MASK(dev) (0x00004a5c+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_DEBUG_CFG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_DEBUG_CFG_ADDR_VISIBLE 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_DEBUG_CFG_ADDR_VISIBLE_ON 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_DEBUG_CFG_ADDR_VISIBLE_OFF 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_RR_DEBUG_CFG_ADDR_VISIBLE_INIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_SPARE(dev) (0x00004a40+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_SPARE__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_SPARE_DATA 31:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_SPARE_DATA_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_CYA_SPARE(dev) (0x00004a44+(dev)*8192) /* RW-4A */
|
|
#define NV_PFB_HSHUB_RR_CYA_SPARE__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_SPARE__PRIV_LEVEL_MASK(dev) (0x00004a50+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_SPARE__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_CYA_SPARE_DATA 31:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_RR_CYA_SPARE_DATA_INIT 0x00000000 /* RWE-V */
|
|
#define NV_PFB_HSHUB_RR_ERROR_1(dev) (0x00004a70+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_ERROR_1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_ERROR_1_XBAR2HNIC0_PKT_FIELD_INCORRECT 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_1_XBAR2HNIC1_PKT_FIELD_INCORRECT 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_1_XBAR2HNIC2_PKT_FIELD_INCORRECT 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_1_XBAR2HNIC3_PKT_FIELD_INCORRECT 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_1_XBAR2HNIC4_PKT_FIELD_INCORRECT 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_1_XBAR2HNIC5_PKT_FIELD_INCORRECT 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_1_XBAR2HNIC6_PKT_FIELD_INCORRECT 6:6 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_1_XBAR2HNIC7_PKT_FIELD_INCORRECT 7:7 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_1_XBAR2HNIC0_SUBID_INCORRECT 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_1_XBAR2HNIC1_SUBID_INCORRECT 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_1_XBAR2HNIC2_SUBID_INCORRECT 10:10 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_1_XBAR2HNIC3_SUBID_INCORRECT 11:11 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_1_XBAR2HNIC4_SUBID_INCORRECT 12:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_1_XBAR2HNIC5_SUBID_INCORRECT 13:13 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_1_XBAR2HNIC6_SUBID_INCORRECT 14:14 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_1_XBAR2HNIC7_SUBID_INCORRECT 15:15 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2(dev) (0x00004a74+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL0_NRT_CNT_WRAP 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL1_NRT_CNT_WRAP 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL2_NRT_CNT_WRAP 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL3_NRT_CNT_WRAP 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL4_NRT_CNT_WRAP 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL5_NRT_CNT_WRAP 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL6_NRT_CNT_WRAP 6:6 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL7_NRT_CNT_WRAP 7:7 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL0_IFACE_CDT_WRAP 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL1_IFACE_CDT_WRAP 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL2_IFACE_CDT_WRAP 10:10 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL3_IFACE_CDT_WRAP 11:11 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL4_IFACE_CDT_WRAP 12:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL5_IFACE_CDT_WRAP 13:13 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL6_IFACE_CDT_WRAP 14:14 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL7_IFACE_CDT_WRAP 15:15 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL0_PKT_FIELD_INCORRECT 16:16 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL1_PKT_FIELD_INCORRECT 17:17 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL2_PKT_FIELD_INCORRECT 18:18 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL3_PKT_FIELD_INCORRECT 19:19 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL4_PKT_FIELD_INCORRECT 20:20 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL5_PKT_FIELD_INCORRECT 21:21 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL6_PKT_FIELD_INCORRECT 22:22 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_2_HSH2NVLTL7_PKT_FIELD_INCORRECT 23:23 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_3(dev) (0x00004a78+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_ERROR_3__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_ERROR_3_HSH2NVLTL0_ATS_PKT_ON_PEER 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_3_HSH2NVLTL1_ATS_PKT_ON_PEER 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_3_HSH2NVLTL2_ATS_PKT_ON_PEER 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_3_HSH2NVLTL3_ATS_PKT_ON_PEER 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_3_HSH2NVLTL4_ATS_PKT_ON_PEER 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_3_HSH2NVLTL5_ATS_PKT_ON_PEER 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4(dev) (0x00004a7c+(dev)*8192) /* R--4A */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_BL2PL0_RDB_INVALID 0:0 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_BL2PL1_RDB_INVALID 1:1 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_BL2PL2_RDB_INVALID 2:2 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_BL2PL3_RDB_INVALID 3:3 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_BL2PL4_RDB_INVALID 4:4 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_BL2PL5_RDB_INVALID 5:5 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_HSH2NVLTL0_CREDIT_CLR_ERROR 6:6 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_HSH2NVLTL1_CREDIT_CLR_ERROR 7:7 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_HSH2NVLTL2_CREDIT_CLR_ERROR 8:8 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_HSH2NVLTL3_CREDIT_CLR_ERROR 9:9 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_HSH2NVLTL0_CREDIT_RCV_ERROR 12:12 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_HSH2NVLTL1_CREDIT_RCV_ERROR 13:13 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_HSH2NVLTL2_CREDIT_RCV_ERROR 14:14 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_HSH2NVLTL3_CREDIT_RCV_ERROR 15:15 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_HSH2NVLTL0_LINK_DISABLE_ERROR 18:18 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_HSH2NVLTL1_LINK_DISABLE_ERROR 19:19 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_HSH2NVLTL2_LINK_DISABLE_ERROR 20:20 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_HSH2NVLTL3_LINK_DISABLE_ERROR 21:21 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_HSH2NVLTL0_SYSREQ_FLA_ERROR 24:24 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_HSH2NVLTL1_SYSREQ_FLA_ERROR 25:25 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_HSH2NVLTL2_SYSREQ_FLA_ERROR 26:26 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_HSH2NVLTL3_SYSREQ_FLA_ERROR 27:27 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_BL2PL6_RDB_INVALID 30:30 /* R--VF */
|
|
#define NV_PFB_HSHUB_RR_ERROR_4_BL2PL7_RDB_INVALID 31:31 /* R--VF */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG(dev) (0x00004bf0+(dev)*8192) /* RWE4A */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG__PRIV_LEVEL_MASK(dev) (0x00004a60+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_IDLE_CG_DLY_CNT 5:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_IDLE_CG_DLY_CNT_HWINIT 0x00 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_IDLE_CG_DLY_CNT__PROD 0x02 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_IDLE_CG_EN 6:6 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_IDLE_CG_EN_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_IDLE_CG_EN_DISABLED 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_IDLE_CG_EN__PROD 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_STATE_CG_EN 7:7 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_STATE_CG_EN_ENABLED 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_STATE_CG_EN_DISABLED 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_STATE_CG_EN__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_STALL_CG_DLY_CNT 13:8 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_STALL_CG_DLY_CNT_HWINIT 0x00 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_STALL_CG_DLY_CNT__PROD 0x02 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_STALL_CG_EN 14:14 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_STALL_CG_EN_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_STALL_CG_EN_DISABLED 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_STALL_CG_EN__PROD 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_QUIESCENT_CG_EN 15:15 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_QUIESCENT_CG_EN_ENABLED 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_QUIESCENT_CG_EN_DISABLED 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_QUIESCENT_CG_EN__PROD 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_WAKEUP_DLY_CNT 19:16 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_WAKEUP_DLY_CNT_HWINIT 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_WAKEUP_DLY_CNT__PROD 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_THROT_CLK_CNT 23:20 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_THROT_CLK_CNT_FULLSPEED 0xf /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_THROT_CLK_CNT__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_DI_DT_SKEW_VAL 27:24 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_DI_DT_SKEW_VAL_HWINIT 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_DI_DT_SKEW_VAL__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_THROT_CLK_EN 28:28 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_THROT_CLK_EN_ENABLED 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_THROT_CLK_EN_DISABLED 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_THROT_CLK_EN__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_THROT_CLK_SW_OVER 29:29 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_THROT_CLK_SW_OVER_EN 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_THROT_CLK_SW_OVER_DIS 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_THROT_CLK_SW_OVER__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_PAUSE_CG_EN 30:30 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_PAUSE_CG_EN_ENABLED 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_PAUSE_CG_EN_DISABLED 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_PAUSE_CG_EN__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_HALT_CG_EN 31:31 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_HALT_CG_EN_ENABLED 0x1 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_HALT_CG_EN_DISABLED 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG_HALT_CG_EN__PROD 0x0 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG1(dev) (0x00004bf4+(dev)*8192) /* RWE4A */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG1__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG1__PRIV_LEVEL_MASK(dev) (0x00004a60+(dev)*8192) /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG1__PRIV_LEVEL_MASK__SIZE_1 2 /* */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG1_MONITOR_CG_EN 0:0 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG1_MONITOR_CG_EN_ENABLED 0x1 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG1_MONITOR_CG_EN_DISABLED 0x0 /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG1_MONITOR_CG_EN__PROD 0x0 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG1_SLCG 31:1 /* RWEVF */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG1_SLCG_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG1_SLCG_DISABLED 0x7fffffff /* RWE-V */
|
|
#define NV_PFB_HSHUB_PRI_RR_CG1_SLCG__PROD 0x00000000 /* RW--V */
|
|
#endif // __ga102_dev_hshub_SW_h__
|