7167 lines
726 KiB
C
7167 lines
726 KiB
C
/* _NVRM_COPYRIGHT_BEGIN_
|
|
*
|
|
* Copyright 2003-2016 by NVIDIA Corporation. All rights reserved. All
|
|
* information contained herein is proprietary and confidential to NVIDIA
|
|
* Corporation. Any use, reproduction, or disclosure without the written
|
|
* permission of NVIDIA Corporation is prohibited.
|
|
*
|
|
* _NVRM_COPYRIGHT_END_
|
|
*/
|
|
|
|
/* This file is autogenerated by ref2h.pl. Do not edit */
|
|
// AUTO GENERATED -- DO NOT EDIT
|
|
// Command: ../../../../../uproc/falcon/6.0/bin/splice_prod_settings nv_ref_dev_falcon_csb.h.raw nv_ref_dev_falcon_csb.h nv_ref_dev_falcon_csb_PROD.h
|
|
//
|
|
// DO NOT EDIT - this file automatically generated by ref2head
|
|
//
|
|
|
|
//
|
|
// Command: ../../../../../uproc/falcon/6.0/bin/ref2head -s ../../manuals/galit2_pwrgalit2/dev_falcon_csb.ref -p ./../../../../../uproc/falcon/6.0/manuals/galit2_pwrgalit2
|
|
//
|
|
|
|
#ifndef _NV_REF_DEV_FALCON_CSB_H_
|
|
#define _NV_REF_DEV_FALCON_CSB_H_
|
|
|
|
// dev_falcon_csb.ref (CMSDEC)
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_MMODE 0x00000000 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_RISCV_CTL 0x00000001 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_PIC 0x00000002 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_TIMER 0x00000003 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_HOSTIF 0x00000004 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_DMA 0x00000005 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_PMB 0x00000006 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_DIO 0x00000007 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_KEY 0x00000008 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_DEBUG 0x00000009 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_SHA 0x0000000a /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_KMEM 0x0000000b /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_BROM 0x0000000c /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_ROM_PATCH 0x0000000d /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_IOPMP 0x0000000e /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_NOACCESS 0x0000000f /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_SCP 0x00000010 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_FBIF 0x00000011 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY 0x00000012 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_PRGN_CTL 0x00000013 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_SCRATCH_GROUP0 0x00000014 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_SCRATCH_GROUP1 0x00000015 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_SCRATCH_GROUP2 0x00000016 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_SCRATCH_GROUP3 0x00000017 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_PLM 0x00000018 /* */
|
|
#define NV_CMSDEC_DEVICE_MAP_GROUP_HUB_DIO 0x00000019 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK 0x00000280 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK 0x00000284 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK 0x00000288 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK 0x0000028c /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK 0x00000290 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK 0x00000294 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK 0x000000e8 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE__FUSE_SIGNAL "reg_init_val_flip_fuse1" /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE0 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE1 0x00080000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK 0x000000ec /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_SOURCE_ENABLE__FUSE_SIGNAL "reg_init_val_flip_fuse2" /* */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE0 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE1 0x00080000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK 0x00000298 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_INIT 0x00000008 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_INIT 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK 0x0000029c /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK 0x000003d0 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK 0x000003c4 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PRGN_CTL /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK 0x000003f0 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SCRATCH_GROUP0 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x00000008 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED 0x0000000c /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0x00000008 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED 0x0000000c /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK 0x000003f4 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SCRATCH_GROUP1 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x00000008 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED 0x0000000c /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0x00000008 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED 0x0000000c /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK 0x000003f8 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SCRATCH_GROUP2 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x00000008 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED 0x0000000c /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0x00000008 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED 0x0000000c /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK 0x000003fc /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SCRATCH_GROUP3 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x00000008 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED 0x0000000c /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0x00000008 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED 0x0000000c /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK(i) (0x0000018c+((i)*16)) /* RW-4A */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK__SIZE_1 1 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PMB /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK(i) (0x000002b0+((i)*4)) /* RW-4A */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK__SIZE_1 4 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PMB /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK 0x00000190 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK 0x00000194 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK 0x00000198 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK 0x0000019c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK 0x000001a0 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK 0x000001a4 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK 0x000001a8 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL "reg_init_val_flip_fuse3" /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE0 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE1 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE__FUSE_SIGNAL "reg_init_val_flip_fuse3" /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE0 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE1 0x00080000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK 0x000001ac /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK 0x000001b0 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK 0x000001b8 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x00000008 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_PROTECTION_DEFAULT_PRIV_LEVEL 0x00000008 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_DISABLED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK 0x000001bc /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK 0x000001e0 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK 0x000001e4 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK 0x000001e8 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK 0x000001ec /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK 0x000001f0 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK 0x000001f4 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK 0x000001f8 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK 0x000001fc /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION__FUSE_SIGNAL "reg_init_val_flip_fuse0" /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_RESET_FUSE0 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_RESET_FUSE1 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL "reg_init_val_flip_fuse0" /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE0 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE1 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_ENABLE__FUSE_SIGNAL "reg_init_val_flip_fuse0" /* */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE0 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE1 0x00080000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK 0x00000220 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION__FUSE_SIGNAL "reg_init_val_flip_fuse4" /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_RESET_FUSE0 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_RESET_FUSE1 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL "reg_init_val_flip_fuse4" /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE0 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE1 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_ENABLE__FUSE_SIGNAL "reg_init_val_flip_fuse4" /* */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE0 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE1 0x00080000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK 0x00000224 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK 0x00000228 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK 0x0000022c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSSET 0x00000000 /* -W-4R */
|
|
#define NV_CMSDEC_FALCON_IRQSSET__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PIC /* */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_GPTMR 0:0 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_GPTMR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_WDTMR 1:1 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_WDTMR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_MTHD 2:2 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_MTHD_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_CTXSW 3:3 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_CTXSW_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_HALT 4:4 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_HALT_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXTERR 5:5 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXTERR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_SWGEN0 6:6 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_SWGEN0_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_SWGEN1 7:7 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_SWGEN1_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXT 15:8 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXT_CTXE 8:8 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXT_CTXE_SET 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXT_LIMITV 9:9 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXT_LIMITV_SET 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXT_ECC 10:10 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXT_ECC_SET 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXT_SECOND 11:11 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXT_SECOND_SET 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXT_THERM 12:12 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXT_THERM_SET 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXT_MISCIO 13:13 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXT_MISCIO_SET 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXT_RTTIMER 14:14 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXT_RTTIMER_SET 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXT_RSVD8 15:15 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_EXT_RSVD8_SET 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_DMA 16:16 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_DMA_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_SHA 17:17 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_SHA_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_MEMERR 18:18 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_MEMERR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_ICD 22:22 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_ICD_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_IOPMP 23:23 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_IOPMP_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_CORE_MISMATCH 24:24 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSSET_CORE_MISMATCH_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR 0x00000004 /* -W-4R */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PIC /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_GPTMR 0:0 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_GPTMR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_WDTMR 1:1 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_WDTMR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_MTHD 2:2 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_MTHD_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_CTXSW 3:3 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_CTXSW_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_HALT 4:4 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_HALT_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXTERR 5:5 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXTERR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_SWGEN0 6:6 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_SWGEN0_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_SWGEN1 7:7 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_SWGEN1_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXT 15:8 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXT_CTXE 8:8 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXT_CTXE_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXT_LIMITV 9:9 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXT_LIMITV_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXT_ECC 10:10 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXT_ECC_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXT_SECOND 11:11 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXT_SECOND_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXT_THERM 12:12 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXT_THERM_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXT_MISCIO 13:13 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXT_MISCIO_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXT_RTTIMER 14:14 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXT_RTTIMER_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXT_RSVD8 15:15 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_EXT_RSVD8_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_DMA 16:16 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_DMA_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_SHA 17:17 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_SHA_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_MEMERR 18:18 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_MEMERR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_ICD 22:22 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_ICD_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_IOPMP 23:23 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_IOPMP_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_CORE_MISMATCH 24:24 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCLR_CORE_MISMATCH_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT 0x00000008 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PIC /* */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_GPTMR 0:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_GPTMR_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_GPTMR_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_WDTMR 1:1 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_WDTMR_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_WDTMR_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_MTHD 2:2 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_MTHD_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_MTHD_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_CTXSW 3:3 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_CTXSW_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_CTXSW_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_HALT 4:4 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_HALT_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_HALT_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXTERR 5:5 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXTERR_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXTERR_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_SWGEN0 6:6 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_SWGEN0_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_SWGEN0_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_SWGEN1 7:7 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_SWGEN1_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_SWGEN1_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT 15:8 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_CTXE 8:8 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_CTXE_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_CTXE_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_LIMITV 9:9 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_LIMITV_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_LIMITV_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_ECC 10:10 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_ECC_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_ECC_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_SECOND 11:11 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_SECOND_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_SECOND_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_THERM 12:12 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_THERM_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_THERM_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_MISCIO 13:13 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_MISCIO_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_MISCIO_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_RTTIMER 14:14 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_RTTIMER_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_RTTIMER_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_RSVD8 15:15 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_RSVD8_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_EXT_RSVD8_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_DMA 16:16 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_DMA_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_DMA_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_SHA 17:17 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_SHA_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_SHA_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_MEMERR 18:18 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_MEMERR_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_MEMERR_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_ICD 22:22 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_ICD_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_ICD_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_IOPMP 23:23 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_IOPMP_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_IOPMP_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_CORE_MISMATCH 24:24 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_CORE_MISMATCH_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSTAT_CORE_MISMATCH_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE 0x0000000c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_IRQMODE__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PIC /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_GPTMR 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_GPTMR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_GPTMR_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_GPTMR_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_WDTMR 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_WDTMR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_WDTMR_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_WDTMR_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_MTHD 2:2 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_MTHD_INIT 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_MTHD_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_MTHD_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_CTXSW 3:3 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_CTXSW_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_CTXSW_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_CTXSW_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_HALT 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_HALT_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_HALT_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_HALT_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXTERR 5:5 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXTERR_INIT 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXTERR_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXTERR_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_SWGEN0 6:6 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_SWGEN0_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_SWGEN0_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_SWGEN0_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_SWGEN1 7:7 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_SWGEN1_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_SWGEN1_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_SWGEN1_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT 15:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_INIT 0x000000fc /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_CTXE 8:8 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_CTXE_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_CTXE_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_LIMITV 9:9 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_LIMITV_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_LIMITV_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_ECC 10:10 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_ECC_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_ECC_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_SECOND 11:11 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_SECOND_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_SECOND_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_THERM 12:12 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_THERM_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_THERM_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_MISCIO 13:13 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_MISCIO_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_MISCIO_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_RTTIMER 14:14 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_RTTIMER_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_RTTIMER_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_RSVD8 15:15 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_RSVD8_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_EXT_RSVD8_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_DMA 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_DMA_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_DMA_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_DMA_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_SHA 17:17 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_SHA_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_SHA_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_SHA_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_MEMERR 18:18 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_MEMERR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_MEMERR_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_MEMERR_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_ICD 22:22 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_ICD_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_ICD_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_ICD_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_IOPMP 23:23 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_IOPMP_INIT 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_IOPMP_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_IOPMP_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_CORE_MISMATCH 24:24 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_CORE_MISMATCH_INIT 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_CORE_MISMATCH_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMODE_LVL_CORE_MISMATCH_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK 0x000000e0 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PIC /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_IRQSCMASK_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_GPTMR 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_GPTMR_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_GPTMR_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_WDTMR 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_WDTMR_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_WDTMR_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_MTHD 2:2 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_MTHD_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_MTHD_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_CTXSW 3:3 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_CTXSW_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_CTXSW_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_HALT 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_HALT_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_HALT_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXTERR 5:5 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXTERR_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXTERR_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_SWGEN0 6:6 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_SWGEN0_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_SWGEN0_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_SWGEN1 7:7 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_SWGEN1_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_SWGEN1_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT 15:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_ENABLE 0x000000ff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_CTXE 8:8 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_CTXE_ENABLE 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_CTXE_DISABLE 0 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_LIMITV 9:9 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_LIMITV_ENABLE 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_LIMITV_DISABLE 0 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_ECC 10:10 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_ECC_ENABLE 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_ECC_DISABLE 0 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_SECOND 11:11 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_SECOND_ENABLE 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_SECOND_DISABLE 0 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_THERM 12:12 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_THERM_ENABLE 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_THERM_DISABLE 0 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_MISCIO 13:13 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_MISCIO_ENABLE 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_MISCIO_DISABLE 0 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_RTTIMER 14:14 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_RTTIMER_ENABLE 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_RTTIMER_DISABLE 0 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_RSVD8 15:15 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_RSVD8_ENABLE 1 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_EXT_RSVD8_DISABLE 0 /* */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_DMA 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_DMA_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_DMA_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_SHA 17:17 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_SHA_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_SHA_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_MEMERR 18:18 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_MEMERR_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_MEMERR_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_ICD 22:22 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_ICD_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_ICD_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_IOPMP 23:23 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_IOPMP_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_IOPMP_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_CORE_MISMATCH 24:24 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_CORE_MISMATCH_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQSCMASK_CORE_MISMATCH_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET 0x00000010 /* -W-4R */
|
|
#define NV_CMSDEC_FALCON_IRQMSET__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_IRQMSET__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_GPTMR 0:0 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_GPTMR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_WDTMR 1:1 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_WDTMR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_MTHD 2:2 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_MTHD_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_CTXSW 3:3 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_CTXSW_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_HALT 4:4 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_HALT_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXTERR 5:5 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXTERR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_SWGEN0 6:6 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_SWGEN0_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_SWGEN1 7:7 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_SWGEN1_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXT 15:8 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXT_CTXE 8:8 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXT_CTXE_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXT_LIMITV 9:9 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXT_LIMITV_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXT_ECC 10:10 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXT_ECC_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXT_SECOND 11:11 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXT_SECOND_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXT_THERM 12:12 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXT_THERM_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXT_MISCIO 13:13 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXT_MISCIO_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXT_RTTIMER 14:14 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXT_RTTIMER_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXT_RSVD8 15:15 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_EXT_RSVD8_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_DMA 16:16 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_DMA_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_SHA 17:17 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_SHA_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_MEMERR 18:18 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_MEMERR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_ICD 22:22 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_ICD_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_IOPMP 23:23 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_IOPMP_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_CORE_MISMATCH 24:24 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMSET_CORE_MISMATCH_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR 0x00000014 /* -W-4R */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_GPTMR 0:0 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_GPTMR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_WDTMR 1:1 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_WDTMR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_MTHD 2:2 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_MTHD_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_CTXSW 3:3 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_CTXSW_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_HALT 4:4 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_HALT_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXTERR 5:5 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXTERR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_SWGEN0 6:6 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_SWGEN0_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_SWGEN1 7:7 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_SWGEN1_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXT 15:8 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXT_CTXE 8:8 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXT_CTXE_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXT_LIMITV 9:9 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXT_LIMITV_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXT_ECC 10:10 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXT_ECC_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXT_SECOND 11:11 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXT_SECOND_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXT_THERM 12:12 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXT_THERM_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXT_MISCIO 13:13 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXT_MISCIO_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXT_RTTIMER 14:14 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXT_RTTIMER_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXT_RSVD8 15:15 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_EXT_RSVD8_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_DMA 16:16 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_DMA_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_SHA 17:17 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_SHA_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_MEMERR 18:18 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_MEMERR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_ICD 22:22 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_ICD_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_IOPMP 23:23 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_IOPMP_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_IRQMCLR_CORE_MISMATCH 24:24 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK 0x00000018 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_IRQMASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_GPTMR 0:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_GPTMR_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_GPTMR_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_WDTMR 1:1 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_WDTMR_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_WDTMR_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_MTHD 2:2 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_MTHD_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_MTHD_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_CTXSW 3:3 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_CTXSW_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_CTXSW_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_HALT 4:4 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_HALT_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_HALT_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXTERR 5:5 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXTERR_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXTERR_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_SWGEN0 6:6 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_SWGEN0_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_SWGEN0_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_SWGEN1 7:7 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_SWGEN1_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_SWGEN1_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT 15:8 /* */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_CTXE 8:8 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_CTXE_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_CTXE_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_LIMITV 9:9 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_LIMITV_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_LIMITV_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_ECC 10:10 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_ECC_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_ECC_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_SECOND 11:11 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_SECOND_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_SECOND_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_THERM 12:12 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_THERM_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_THERM_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_MISCIO 13:13 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_MISCIO_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_MISCIO_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_RTTIMER 14:14 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_RTTIMER_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_RTTIMER_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_RSVD8 15:15 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_RSVD8_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_EXT_RSVD8_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_DMA 16:16 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_DMA_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_DMA_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_SHA 17:17 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_SHA_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_SHA_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_MEMERR 18:18 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_MEMERR_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_MEMERR_DISABLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_ICD 22:22 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_ICD_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_ICD_DISABLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_IOPMP 23:23 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_IOPMP_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_IOPMP_DISABLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_CORE_MISMATCH 24:24 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_CORE_MISMATCH_ENABLE 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQMASK_CORE_MISMATCH_DISABLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST 0x0000001c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_IRQDEST__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_IRQDEST__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_GPTMR 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_GPTMR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_GPTMR_FALCON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_GPTMR_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_WDTMR 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_WDTMR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_WDTMR_FALCON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_WDTMR_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_MTHD 2:2 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_MTHD_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_MTHD_FALCON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_MTHD_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_CTXSW 3:3 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_CTXSW_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_CTXSW_FALCON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_CTXSW_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_HALT 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_HALT_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_HALT_FALCON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_HALT_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXTERR 5:5 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXTERR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXTERR_FALCON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXTERR_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_SWGEN0 6:6 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_SWGEN0_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_SWGEN0_FALCON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_SWGEN0_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_SWGEN1 7:7 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_SWGEN1_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_SWGEN1_FALCON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_SWGEN1_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT 15:8 /* */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_CTXE 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_CTXE_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_CTXE_FALCON 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_LIMITV 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_LIMITV_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_LIMITV_FALCON 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_ECC 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_ECC_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_ECC_FALCON 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_SECOND 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_SECOND_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_SECOND_FALCON 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_THERM 12:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_THERM_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_THERM_FALCON 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_MISCIO 13:13 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_MISCIO_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_MISCIO_FALCON 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_RTTIMER 14:14 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_RTTIMER_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_RTTIMER_FALCON 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_RSVD8 15:15 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_RSVD8_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_HOST_EXT_RSVD8_FALCON 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_GPTMR 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_GPTMR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_GPTMR_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_GPTMR_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_GPTMR_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_GPTMR_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_WDTMR 17:17 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_WDTMR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_WDTMR_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_WDTMR_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_WDTMR_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_WDTMR_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_MTHD 18:18 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_MTHD_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_MTHD_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_MTHD_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_MTHD_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_MTHD_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_CTXSW 19:19 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_CTXSW_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_CTXSW_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_CTXSW_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_CTXSW_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_CTXSW_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_HALT 20:20 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_HALT_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_HALT_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_HALT_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_HALT_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_HALT_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXTERR 21:21 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXTERR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXTERR_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXTERR_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXTERR_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXTERR_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_SWGEN0 22:22 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_SWGEN0_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_SWGEN0_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_SWGEN0_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_SWGEN0_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_SWGEN0_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_SWGEN1 23:23 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_SWGEN1_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_SWGEN1_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_SWGEN1_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_SWGEN1_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_SWGEN1_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT 31:24 /* */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_CTXE 24:24 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_CTXE_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_CTXE_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_CTXE_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_CTXE_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_CTXE_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_LIMITV 25:25 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_LIMITV_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_LIMITV_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_LIMITV_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_LIMITV_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_LIMITV_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_ECC 26:26 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_ECC_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_ECC_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_ECC_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_ECC_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_ECC_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_SECOND 27:27 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_SECOND_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_SECOND_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_SECOND_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_SECOND_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_SECOND_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_THERM 28:28 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_THERM_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_THERM_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_THERM_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_THERM_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_THERM_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_MISCIO 29:29 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_MISCIO_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_MISCIO_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_MISCIO_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_MISCIO_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_MISCIO_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_RTTIMER 30:30 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_RTTIMER_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_RTTIMER_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_RTTIMER_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_RTTIMER_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_RTTIMER_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_RSVD8 31:31 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_RSVD8_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_RSVD8_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_RSVD8_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_RSVD8_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST_TARGET_EXT_RSVD8_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2 0x0000003c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_DMA 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_DMA_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_DMA_FALCON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_DMA_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_SHA 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_SHA_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_SHA_FALCON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_SHA_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_MEMERR 2:2 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_MEMERR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_MEMERR_FALCON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_MEMERR_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_ICD 6:6 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_ICD_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_ICD_FALCON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_ICD_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_IOPMP 7:7 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_IOPMP_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_IOPMP_FALCON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_IOPMP_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_CORE_MISMATCH 8:8 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_CORE_MISMATCH_INIT 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_CORE_MISMATCH_FALCON 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_HOST_CORE_MISMATCH_HOST 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_DMA 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_DMA_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_DMA_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_DMA_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_DMA_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_DMA_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_SHA 17:17 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_SHA_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_SHA_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_SHA_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_SHA_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_SHA_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_MEMERR 18:18 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_MEMERR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_MEMERR_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_MEMERR_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_MEMERR_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_MEMERR_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_ICD 22:22 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_ICD_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_ICD_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_ICD_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_ICD_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_ICD_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_IOPMP 23:23 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_IOPMP_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_IOPMP_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_IOPMP_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_IOPMP_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_IOPMP_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_CORE_MISMATCH 24:24 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_CORE_MISMATCH_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_CORE_MISMATCH_FALCON_IRQ0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_CORE_MISMATCH_FALCON_IRQ1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_CORE_MISMATCH_HOST_NORMAL 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IRQDEST2_TARGET_CORE_MISMATCH_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_GPTMRINT 0x00000020 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_GPTMRINT__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_TIMER /* */
|
|
#define NV_CMSDEC_FALCON_GPTMRINT__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_GPTMRINT_VAL 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_GPTMRINT_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_GPTMRVAL 0x00000024 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_GPTMRVAL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_TIMER /* */
|
|
#define NV_CMSDEC_FALCON_GPTMRVAL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_GPTMRVAL_VAL 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_GPTMRVAL_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_GPTMRCTL 0x00000028 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_GPTMRCTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_TIMER /* */
|
|
#define NV_CMSDEC_FALCON_GPTMRCTL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_TMR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_GPTMRCTL_GPTMREN 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_GPTMRCTL_GPTMREN_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_GPTMRCTL_GPTMREN_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_GPTMRCTL_GPTMREN_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_GPTMRCTL_GPTMR_SRC_MODE 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_GPTMRCTL_GPTMR_SRC_MODE_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_GPTMRCTL_GPTMR_SRC_MODE_ENGCLK 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_GPTMRCTL_GPTMR_SRC_MODE_PTIMER 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PTIMER0 0x0000002c /* R--4R */
|
|
#define NV_CMSDEC_FALCON_PTIMER0__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_TIMER /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER0__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER0_VAL 31:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_PTIMER1 0x00000030 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_PTIMER1__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_TIMER /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER1__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_PTIMER_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_PTIMER1_VAL 31:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_WDTMRVAL 0x00000034 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_WDTMRVAL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_TIMER /* */
|
|
#define NV_CMSDEC_FALCON_WDTMRVAL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_WDTMRVAL_VAL 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_WDTMRVAL_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_WDTMRCTL 0x00000038 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_WDTMRCTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_TIMER /* */
|
|
#define NV_CMSDEC_FALCON_WDTMRCTL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_WDTMR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_WDTMRCTL_WDTMREN 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_WDTMRCTL_WDTMREN_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_WDTMRCTL_WDTMREN_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_WDTMRCTL_WDTMREN_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_WDTMRCTL_WDTMR_SRC_MODE 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_WDTMRCTL_WDTMR_SRC_MODE_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_WDTMRCTL_WDTMR_SRC_MODE_ENGCLK 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_WDTMRCTL_WDTMR_SRC_MODE_PTIMER 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_MTHDDATA 0x00000064 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_MTHDDATA__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_HOSTIF /* */
|
|
#define NV_CMSDEC_FALCON_MTHDDATA__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_MTHDDATA_DATA 31:0 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_MTHDID 0x00000068 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_MTHDID__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_HOSTIF /* */
|
|
#define NV_CMSDEC_FALCON_MTHDID__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_MTHDID_ID 11:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_MTHDID_SUBCH 14:12 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_MTHDID_PRIV 15:15 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_MTHDID_PRIV_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_MTHDID_PRIV_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_MTHDID_WPEND 16:16 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_MTHDID_WPEND_DONE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_MTHDID_WPEND_PENDING 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_MTHDWDAT 0x0000006c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_MTHDWDAT__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_HOSTIF /* */
|
|
#define NV_CMSDEC_FALCON_MTHDWDAT__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_MTHDWDAT_DATA 31:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_MTHDCOUNT 0x00000070 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_MTHDCOUNT__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_HOSTIF /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCOUNT__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_MTHDCOUNT_COUNT 15:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_MTHDCOUNT_COUNT_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_MTHDPOP 0x00000074 /* -W-4R */
|
|
#define NV_CMSDEC_FALCON_MTHDPOP__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_HOSTIF /* */
|
|
#define NV_CMSDEC_FALCON_MTHDPOP__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_MTHDPOP_POP 0:0 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_MTHDPOP_POP_TRUE 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_MTHDPOP_POP_FALSE 0x00000000 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_MTHDRAMSZ 0x00000078 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_MTHDRAMSZ__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_HOSTIF /* */
|
|
#define NV_CMSDEC_FALCON_MTHDRAMSZ__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_MTHDRAMSZ_RAMSZ 15:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_MTHDRAMSZ_RAMSZ_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CURCTX 0x00000050 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_CURCTX__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_HOSTIF /* */
|
|
#define NV_CMSDEC_FALCON_CURCTX__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_CURCTX_CTXVLD 30:30 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CURCTX_CTXVLD_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CURCTX_CTXVLD_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CURCTX_CTXVLD_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CURCTX_CTXTGT 29:28 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CURCTX_CTXTGT_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CURCTX_CTXTGT_LOCAL_FB 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CURCTX_CTXTGT_COHERENT_SYSMEM 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CURCTX_CTXTGT_NONCOHERENT_SYSMEM 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CURCTX_CTXPTR 27:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CURCTX_CTXPTR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_NXTCTX 0x00000054 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_NXTCTX__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_HOSTIF /* */
|
|
#define NV_CMSDEC_FALCON_NXTCTX__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_NXTCTX_CTXVLD 30:30 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_NXTCTX_CTXVLD_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_NXTCTX_CTXVLD_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_NXTCTX_CTXVLD_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_NXTCTX_CTXTGT 29:28 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_NXTCTX_CTXTGT_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_NXTCTX_CTXTGT_LOCAL_FB 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_NXTCTX_CTXTGT_COHERENT_SYSMEM 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_NXTCTX_CTXTGT_NONCOHERENT_SYSMEM 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_NXTCTX_CTXPTR 27:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_NXTCTX_CTXPTR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CTXACK 0x00000058 /* -W-4R */
|
|
#define NV_CMSDEC_FALCON_CTXACK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_HOSTIF /* */
|
|
#define NV_CMSDEC_FALCON_CTXACK__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_CTXACK_SAVE_ACK 0:0 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_CTXACK_SAVE_ACK_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_CTXACK_SAVE_ACK_CLEAR 0x00000000 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_CTXACK_REST_ACK 1:1 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_CTXACK_REST_ACK_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_CTXACK_REST_ACK_CLEAR 0x00000000 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_MAILBOX0 0x00000040 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_MAILBOX0_DATA 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_MAILBOX0_DATA_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_MAILBOX1 0x00000044 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_MAILBOX1_DATA 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_MAILBOX1_DATA_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ITFEN 0x00000048 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_ITFEN__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_HOSTIF /* */
|
|
#define NV_CMSDEC_FALCON_ITFEN__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_ITFEN_CTXEN 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ITFEN_CTXEN_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ITFEN_CTXEN_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ITFEN_CTXEN_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ITFEN_MTHDEN 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ITFEN_MTHDEN_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ITFEN_MTHDEN_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ITFEN_MTHDEN_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ITFEN_PRIV_POSTWR 2:2 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ITFEN_PRIV_POSTWR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ITFEN_PRIV_POSTWR_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ITFEN_PRIV_POSTWR_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ITFEN_PRIV_SECWL_CPUCTL_ALIAS 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ITFEN_PRIV_SECWL_CPUCTL_ALIAS_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ITFEN_PRIV_SECWL_CPUCTL_ALIAS_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ITFEN_PRIV_SECWL_CPUCTL_ALIAS_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ITFEN_CTXSW_NACK 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ITFEN_CTXSW_NACK_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ITFEN_CTXSW_NACK_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ITFEN_HIRQ_NONSTALL_EDGE 12:12 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_ITFEN_HIRQ_NONSTALL_EDGE_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_ITFEN_HIRQ_NONSTALL_EDGE_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE 0x0000004c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PRGN_CTL /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_IDLESTATE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_FALCON_BUSY 0:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_FALCON_BUSY_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_FALCON_BUSY_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_EXT_BUSY 15:1 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_ENGINE_BUSY_CYA 17:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_ENGINE_BUSY_CYA_HW 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_ENGINE_BUSY_CYA_RESERVED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_ENGINE_BUSY_CYA_SW_BUSY 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_ENGINE_BUSY_CYA_SW_IDLE 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_RISCV_BUSY 20:20 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_RISCV_BUSY_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_RISCV_BUSY_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_INT_BUSY_SHA 24:24 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_INT_BUSY_SHA_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IDLESTATE_INT_BUSY_SHA_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_FHSTATE 0x0000005c /* R--4R */
|
|
#define NV_CMSDEC_FALCON_FHSTATE__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_HOSTIF /* */
|
|
#define NV_CMSDEC_FALCON_FHSTATE__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_ENG_STATE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_FHSTATE_FALCON_HALTED 0:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_FHSTATE_FALCON_HALTED_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_FHSTATE_FALCON_HALTED_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_FHSTATE_EXT_HALTED 15:1 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_FHSTATE_ENGINE_FAULTED 16:16 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_FHSTATE_ENGINE_FAULTED_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_FHSTATE_ENGINE_FAULTED_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_FHSTATE_STALL_REQ 17:17 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_FHSTATE_STALL_REQ_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_FHSTATE_STALL_REQ_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_FHSTATE_RISCV_HALTED 20:20 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_FHSTATE_RISCV_HALTED_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_FHSTATE_RISCV_HALTED_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE 0x00000060 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_PRIVSTATE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PRIVSTATE_PRIV_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SFTRESET 0x0000007c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_SFTRESET__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PRGN_CTL /* */
|
|
#define NV_CMSDEC_FALCON_SFTRESET__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SFTRESET_EXT 0:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_SFTRESET_EXT_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SFTRESET_EXT_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENGCTL 0x000000a4 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_ENGCTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_HOSTIF /* */
|
|
#define NV_CMSDEC_FALCON_ENGCTL_INV_CONTEXT 0:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ENGCTL_INV_CONTEXT_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENGCTL_INV_CONTEXT_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENGCTL_SET_STALLREQ 1:1 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ENGCTL_SET_STALLREQ_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENGCTL_SET_STALLREQ_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENGCTL_CLR_STALLREQ 2:2 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ENGCTL_CLR_STALLREQ_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENGCTL_CLR_STALLREQ_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENGCTL_SWITCH_CONTEXT 3:3 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ENGCTL_SWITCH_CONTEXT_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENGCTL_SWITCH_CONTEXT_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENGCTL_STALLREQ 8:8 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_ENGCTL_STALLREQ_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_ENGCTL_STALLREQ_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_ENGCTL_STALLACK 9:9 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_ENGCTL_STALLACK_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_ENGCTL_STALLACK_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_ADDR 0x000000ac /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_ADDR__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_ADDR__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_ADDR_LSB 5:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_ADDR_LSB_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_ADDR_MSB 11:6 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ADDR_MSB_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ADDR_EXT 11:0 /* */
|
|
#define NV_CMSDEC_FALCON_PRICFG 0x000000f8 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_PRICFG__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_HOSTIF /* */
|
|
#define NV_CMSDEC_FALCON_PRICFG_ALL 31:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMACTL 0x0000010c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DMACTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMACTL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMACTL_REQUIRE_CTX 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMACTL_REQUIRE_CTX_INIT 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMACTL_REQUIRE_CTX_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMACTL_REQUIRE_CTX_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMACTL_DMEM_SCRUBBING 1:1 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMACTL_DMEM_SCRUBBING_PENDING 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMACTL_DMEM_SCRUBBING_DONE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMACTL_IMEM_SCRUBBING 2:2 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMACTL_IMEM_SCRUBBING_PENDING 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMACTL_IMEM_SCRUBBING_DONE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMACTL_SECURE_STAT 7:7 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMACTL_DCACHE_INVALIDATING 8:8 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMACTL_DCACHE_INVALIDATING_PENDING 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMACTL_DCACHE_INVALIDATING_DONE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMACTL_ICACHE_INVALIDATING 9:9 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMACTL_ICACHE_INVALIDATING_PENDING 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMACTL_ICACHE_INVALIDATING_DONE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMACTL_DMAQ_NUM 20:16 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMATRFBASE 0x00000110 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DMATRFBASE__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMATRFBASE__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMATRFBASE_BASE 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMATRFBASE_BASE_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMATRFMOFFS 0x00000114 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DMATRFMOFFS__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMATRFMOFFS__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMATRFMOFFS_OFFS 23:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMATRFMOFFS_OFFS_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD 0x00000118 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_FULL 0:0 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_FULL_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_FULL_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_IDLE 1:1 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_IDLE_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_IDLE_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_SEC 3:2 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_IMEM 4:4 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_IMEM_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_IMEM_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_WRITE 5:5 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_WRITE_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_WRITE_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_NOTIFY 6:6 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_NOTIFY_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_NOTIFY_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_SIZE 10:8 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_SIZE_4B 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_SIZE_8B 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_SIZE_16B 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_SIZE_32B 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_SIZE_64B 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_SIZE_128B 0x00000005 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_SIZE_256B 0x00000006 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_CTXDMA 14:12 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_SET_DMTAG 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_SET_DMTAG_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_SET_DMTAG_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_SET_DMTAG_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_ERROR 20:20 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_ERROR_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_ERROR_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_LVL 26:24 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_SET_DMLVL 27:27 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_SET_DMLVL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_SET_DMLVL_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMATRFCMD_SET_DMLVL_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMATRFFBOFFS 0x0000011c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DMATRFFBOFFS__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMATRFFBOFFS__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMATRFFBOFFS_OFFS 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMATRFFBOFFS_OFFS_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB 0x00000120 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB_RCOUNT 31:24 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB_WCOUNT 23:16 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB_CFG_W_FENCE 5:5 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB_CFG_W_FENCE_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB_CFG_W_FENCE_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB_CFG_W_FENCE_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB_CFG_R_FENCE 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB_CFG_R_FENCE_INIT 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB_CFG_R_FENCE_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB_CFG_R_FENCE_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB_DMA_ACTIVE 1:1 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB_DMA_ACTIVE_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB_DMA_ACTIVE_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB_FENCE_ACTIVE 0:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB_FENCE_ACTIVE_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_FB_FENCE_ACTIVE_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP 0x00000124 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP_RCOUNT 31:24 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP_WCOUNT 23:16 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP_CFG_W_FENCE 5:5 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP_CFG_W_FENCE_INIT 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP_CFG_W_FENCE_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP_CFG_W_FENCE_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP_CFG_R_FENCE 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP_CFG_R_FENCE_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP_CFG_R_FENCE_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP_CFG_R_FENCE_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP_DMA_ACTIVE 1:1 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP_DMA_ACTIVE_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP_DMA_ACTIVE_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP_FENCE_ACTIVE 0:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP_FENCE_ACTIVE_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMAPOLL_CP_FENCE_ACTIVE_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMATRFBASE1 0x00000128 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DMATRFBASE1__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMATRFBASE1__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMATRFBASE1_BASE 8:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMATRFBASE1_BASE_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_FINISHED_FBRD_LOW 0x000002c0 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_FINISHED_FBRD_LOW__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_FINISHED_FBRD_LOW__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_FINISHED_FBRD_LOW_VAL 31:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_FINISHED_FBRD_HIGH 0x000002c4 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_FINISHED_FBRD_HIGH__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_FINISHED_FBRD_HIGH__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_FINISHED_FBRD_HIGH_VAL 30:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_FINISHED_FBRD_HIGH_OBIT 31:31 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_FINISHED_FBWR_LOW 0x000002c8 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_FINISHED_FBWR_LOW__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_FINISHED_FBWR_LOW__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_FINISHED_FBWR_LOW_VAL 31:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_FINISHED_FBWR_HIGH 0x000002cc /* R--4R */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_FINISHED_FBWR_HIGH__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_FINISHED_FBWR_HIGH__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_FINISHED_FBWR_HIGH_VAL 30:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_FINISHED_FBWR_HIGH_OBIT 31:31 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CURRENT_FBRD_LOW 0x000002d0 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CURRENT_FBRD_LOW__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CURRENT_FBRD_LOW__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CURRENT_FBRD_LOW_VAL 31:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CURRENT_FBRD_HIGH 0x000002d4 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CURRENT_FBRD_HIGH__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CURRENT_FBRD_HIGH__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CURRENT_FBRD_HIGH_VAL 30:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CURRENT_FBRD_HIGH_OBIT 31:31 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CURRENT_FBWR_LOW 0x000002d8 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CURRENT_FBWR_LOW__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CURRENT_FBWR_LOW__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CURRENT_FBWR_LOW_VAL 31:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CURRENT_FBWR_HIGH 0x000002dc /* R--4R */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CURRENT_FBWR_HIGH__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CURRENT_FBWR_HIGH__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CURRENT_FBWR_HIGH_VAL 30:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CURRENT_FBWR_HIGH_OBIT 31:31 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL 0x000002e0 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL_CLR_FBRD 0:0 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL_CLR_FBRD_TRUE 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL_CLR_FBRD_FALSE 0x00000000 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL_CLR_FBWR 1:1 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL_CLR_FBWR_TRUE 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL_CLR_FBWR_FALSE 0x00000000 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL_INTR_ERR_COMPLETION 2:2 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL_INTR_ERR_COMPLETION_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL_INTR_ERR_COMPLETION_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL_INTR_ERR_COMPLETION_CLR 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL_INTR_ERR_DMATYPE 3:3 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL_INTR_ERR_DMATYPE_NORMAL 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL_INTR_ERR_DMATYPE_TAGGED 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL_INTR_ERR_DMAREAD 4:4 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL_INTR_ERR_DMAREAD_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_CTL_INTR_ERR_DMAREAD_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_ERR_TAG_HIGH 0x000002e4 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_ERR_TAG_HIGH__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_ERR_TAG_HIGH__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_ERR_TAG_HIGH_VAL 30:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_ERR_TAG_LOW 0x000002e8 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_ERR_TAG_LOW__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DMA /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_ERR_TAG_LOW__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMA_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMAINFO_ERR_TAG_LOW_VAL 31:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_IMEMC(i) (0x00000180+((i)*16)) /* RW-4A */
|
|
#define NV_CMSDEC_FALCON_IMEMC__SIZE_1 1 /* */
|
|
#define NV_CMSDEC_FALCON_IMEMC__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PMB /* */
|
|
#define NV_CMSDEC_FALCON_IMEMC__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IMEMC_OFFS 7:2 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IMEMC_OFFS_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IMEMC_BLK 23:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IMEMC_BLK_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IMEMC_AINCW 24:24 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IMEMC_AINCW_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IMEMC_AINCW_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMEMC_AINCW_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMEMC_AINCR 25:25 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IMEMC_AINCR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IMEMC_AINCR_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMEMC_AINCR_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMEMC_SECURE 28:28 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IMEMC_SECURE_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IMEMC_SEC_ATOMIC 29:29 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IMEMC_SEC_ATOMIC_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IMEMC_SEC_ATOMIC_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IMEMC_SEC_WR_VIO 30:30 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IMEMC_SEC_WR_VIO_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IMEMC_SEC_WR_VIO_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IMEMC_SEC_LOCK 31:31 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IMEMC_SEC_LOCK_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_IMEMC_SEC_LOCK_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IMEMD(i) (0x00000184+((i)*16)) /* RW-4A */
|
|
#define NV_CMSDEC_FALCON_IMEMD__SIZE_1 1 /* */
|
|
#define NV_CMSDEC_FALCON_IMEMD__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PMB /* */
|
|
#define NV_CMSDEC_FALCON_IMEMD__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IMEMD_DATA 31:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_IMEMT(i) (0x00000188+((i)*16)) /* RW-4A */
|
|
#define NV_CMSDEC_FALCON_IMEMT__SIZE_1 1 /* */
|
|
#define NV_CMSDEC_FALCON_IMEMT__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_IMEMT__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_PMB_IMEM_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IMEMT_TAG 15:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_DMEMC(i) (0x000001c0+((i)*8)) /* RW-4A */
|
|
#define NV_CMSDEC_FALCON_DMEMC__SIZE_1 4 /* */
|
|
#define NV_CMSDEC_FALCON_DMEMC__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PMB /* */
|
|
#define NV_CMSDEC_FALCON_DMEMC__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMEMC_ADDRESS 23:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEMC_ADDRESS_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_OFFS 7:2 /* */
|
|
#define NV_CMSDEC_FALCON_DMEMC_OFFS_INIT 0 /* */
|
|
#define NV_CMSDEC_FALCON_DMEMC_BLK 23:8 /* */
|
|
#define NV_CMSDEC_FALCON_DMEMC_BLK_INIT 0 /* */
|
|
#define NV_CMSDEC_FALCON_DMEMC_AINCW 24:24 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEMC_AINCW_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_AINCW_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_AINCW_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_AINCR 25:25 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEMC_AINCR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_AINCR_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_AINCR_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_SETTAG 26:26 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEMC_SETTAG_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_SETTAG_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_SETTAG_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_SETLVL 27:27 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEMC_SETLVL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_SETLVL_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_SETLVL_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_VA 28:28 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEMC_VA_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_VA_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_VA_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_MISS 29:29 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_DMEMC_MISS_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_MISS_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_MULTIHIT 30:30 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_DMEMC_MULTIHIT_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_MULTIHIT_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_LVLERR 31:31 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_DMEMC_LVLERR_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_DMEMC_LVLERR_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_DMEMD(i) (0x000001c4+((i)*8)) /* RW-4A */
|
|
#define NV_CMSDEC_FALCON_DMEMD__SIZE_1 4 /* */
|
|
#define NV_CMSDEC_FALCON_DMEMD__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PMB /* */
|
|
#define NV_CMSDEC_FALCON_DMEMD__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMEMD_DATA 31:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_DMEMT(i) (0x00000210+((i)*4)) /* -W-4A */
|
|
#define NV_CMSDEC_FALCON_DMEMT__SIZE_1 4 /* */
|
|
#define NV_CMSDEC_FALCON_DMEMT__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_DMEMT__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMEMT_TAG 15:0 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_DMEML(i) (0x000002a0+((i)*4)) /* -W-4A */
|
|
#define NV_CMSDEC_FALCON_DMEML__SIZE_1 4 /* */
|
|
#define NV_CMSDEC_FALCON_DMEML__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_DMEML__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_PMB_DMEM_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMEML_LVL 2:0 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_LOCKPMB 0x00000170 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_LOCKPMB__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PMB /* */
|
|
#define NV_CMSDEC_FALCON_LOCKPMB_IMEM 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_LOCKPMB_IMEM_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_LOCKPMB_IMEM_LOCK 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_LOCKPMB_IMEM_UNLOCK 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_LOCKPMB_DMEM 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_LOCKPMB_DMEM_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_LOCKPMB_DMEM_LOCK 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_LOCKPMB_DMEM_UNLOCK 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_LOCKPMB_EXT2MEM 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_LOCKPMB_EXT2MEM_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_LOCKPMB_EXT2MEM_LOCK 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_LOCKPMB_EXT2MEM_UNLOCK 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_RANGE0 0x00000174 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_RANGE0__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PMB /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_RANGE0__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_RANGE0_START_BLOCK 15:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_RANGE0_START_BLOCK_INIT 0x0000ffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_RANGE0_END_BLOCK 31:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_RANGE0_END_BLOCK_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_RANGE1 0x00000178 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_RANGE1__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PMB /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_RANGE1__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMEM_CARVEOUT_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_RANGE1_START_BLOCK 15:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_RANGE1_START_BLOCK_INIT 0x0000ffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_RANGE1_END_BLOCK 31:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_PRIV_RANGE1_END_BLOCK_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEM_DUMMY 0x00000258 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_DMEM_DUMMY__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PMB /* */
|
|
#define NV_CMSDEC_FALCON_DMEM_DUMMY_DATA 31:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_DMEM_DUMMY_DATA_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_DMEM_DUMMY__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DMEM_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_DUMMY 0x000001b4 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_IMEM_DUMMY__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PMB /* */
|
|
#define NV_CMSDEC_FALCON_IMEM_DUMMY_DATA 31:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_IMEM_DUMMY_DATA_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_IMEM_DUMMY__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_IMEM_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DIO_RESET_DELAY 0x00000274 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DIO_RESET_DELAY__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DIO /* */
|
|
#define NV_CMSDEC_FALCON_DIO_RESET_DELAY__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DIO_RESET_DELAY_VALUE 15:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DIO_RESET_DELAY_VALUE_INIT 0x00000100 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL 0x00000340 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DIO /* */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL_COUNT 7:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL_RESET 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL_RESET_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL_STOP 17:17 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL_STOP_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL_EMPTY 18:18 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL_EMPTY_INIT 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL_WR_FINISHED 19:19 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL_WR_FINISHED_INIT 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL_RD_FINISHED 20:20 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL_RD_FINISHED_INIT 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL_WR_ERROR 21:21 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL_WR_ERROR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL_RD_ERROR 22:22 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL_RD_ERROR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL_PROTOCOL_ERROR 23:23 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DOC_CTRL_PROTOCOL_ERROR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DOC_D0 0x00000344 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DOC_D0__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DIO /* */
|
|
#define NV_CMSDEC_FALCON_DOC_D0__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DOC_D0_DATA 31:0 /* RW-VF */
|
|
#define NV_CMSDEC_FALCON_DOC_D1 0x00000348 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DOC_D1__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DIO /* */
|
|
#define NV_CMSDEC_FALCON_DOC_D1__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DOC_D1_DATA 31:0 /* RW-VF */
|
|
#define NV_CMSDEC_FALCON_DOC_D2 0x0000034c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DOC_D2__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DIO /* */
|
|
#define NV_CMSDEC_FALCON_DOC_D2__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DOC_D2_DATA 15:0 /* RW-VF */
|
|
#define NV_CMSDEC_FALCON_DIC_CTRL 0x00000350 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DIC_CTRL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DIO /* */
|
|
#define NV_CMSDEC_FALCON_DIC_CTRL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DIC_CTRL_COUNT 7:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_DIC_CTRL_RESET 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DIC_CTRL_RESET_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DIC_CTRL_VALID 19:19 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_DIC_CTRL_VALID_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_DIC_CTRL_POP 20:20 /* -W-VF */
|
|
#define NV_CMSDEC_FALCON_DIC_D0 0x00000354 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DIC_D0__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DIO /* */
|
|
#define NV_CMSDEC_FALCON_DIC_D0__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DIC_D0_DATA 31:0 /* RW-VF */
|
|
#define NV_CMSDEC_FALCON_DIC_D1 0x00000358 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DIC_D1__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DIO /* */
|
|
#define NV_CMSDEC_FALCON_DIC_D1__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DIC_D1_DATA 31:0 /* RW-VF */
|
|
#define NV_CMSDEC_FALCON_DIC_D2 0x0000035c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DIC_D2__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DIO /* */
|
|
#define NV_CMSDEC_FALCON_DIC_D2__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DIC_D2_DATA 15:0 /* RW-VF */
|
|
#define NV_CMSDEC_FALCON_DIO_ERR 0x00000360 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_DIO_ERR__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DIO /* */
|
|
#define NV_CMSDEC_FALCON_DIO_ERR__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DIODT_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DIO_ERR_INFO 31:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0(i) (0x00000300+((i)*4)) /* RW-4A */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0__SIZE_1 4 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SCRATCH_GROUP0 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_VAL 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_0_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1(i) (0x00000310+((i)*4)) /* RW-4A */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1__SIZE_1 4 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SCRATCH_GROUP1 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_VAL 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_1_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2(i) (0x00000320+((i)*4)) /* RW-4A */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2__SIZE_1 4 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SCRATCH_GROUP2 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_VAL 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_2_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3(i) (0x00000330+((i)*4)) /* RW-4A */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3__SIZE_1 4 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SCRATCH_GROUP3 /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_VAL 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_COMMON_SCRATCH_GROUP_3_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PRGNVER 0x000003d4 /* R-I4R */
|
|
#define NV_CMSDEC_FALCON_PRGNVER_MAJOR 3:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_PRGNVER_MAJOR_DEFT 0x00000002 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_PRGNVER_MINOR 17:4 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_PRGNVER_MINOR_DEFT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_PRGNVER_BUGFIX 31:18 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_PRGNVER_BUGFIX_DEFT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_HWCFG 0x00000108 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_HWCFG_IMEM_SIZE 8:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG_FALCON_VIEWABLE_IMEM_SIZE 8:0 /* */
|
|
#define NV_CMSDEC_FALCON_HWCFG_DMEM_SIZE 17:9 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG_FALCON_VIEWABLE_DMEM_SIZE 17:9 /* */
|
|
#define NV_CMSDEC_FALCON_HWCFG_METHODFIFO_DEPTH 26:18 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG_DMAQUEUE_DEPTH 31:27 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG1 0x0000012c /* R--4R */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CORE_REV 3:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CORE_REV_INIT 0x00000006 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CORE_REV_1_0 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CORE_REV_2_0 0x00000002 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CORE_REV_3_0 0x00000003 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CORE_REV_4_0 0x00000004 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CORE_REV_5_0 0x00000005 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CORE_REV_6_0 0x00000006 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CORE_REV_7_0 0x00000007 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_SECURITY_MODEL 5:4 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_SECURITY_MODEL_INIT 0x00000003 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_SECURITY_MODEL_NONE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_SECURITY_MODEL_LIGHT 0x00000002 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_SECURITY_MODEL_HEAVY 0x00000003 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CORE_REV_SUBVERSION 7:6 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CORE_REV_SUBVERSION_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CORE_REV_SUBVERSION_0 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CORE_REV_SUBVERSION_1 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CORE_REV_SUBVERSION_2 0x00000002 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CORE_REV_SUBVERSION_3 0x00000003 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_IMEM_PORTS 11:8 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_IMEM_PORTS_INIT 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_DMEM_PORTS 15:12 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_DMEM_PORTS_INIT 0x00000004 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_TAG_WIDTH 20:16 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_TAG_WIDTH_INIT 0x00000010 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_DMEM_TAG_WIDTH 25:21 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_DMEM_TAG_WIDTH_INIT 0x00000010 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_DBG_PRIV_BUS 27:27 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_DBG_PRIV_BUS_INIT 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_DBG_PRIV_BUS_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_DBG_PRIV_BUS_DISABLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CSB_SIZE_16M 28:28 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CSB_SIZE_16M_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CSB_SIZE_16M_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_CSB_SIZE_16M_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_PRIV_DIRECT 29:29 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_PRIV_DIRECT_INIT 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_PRIV_DIRECT_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_PRIV_DIRECT_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_DMEM_APERTURES 30:30 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_DMEM_APERTURES_INIT 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_DMEM_APERTURES_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_DMEM_APERTURES_DISABLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_IMEM_AUTOFILL 31:31 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_IMEM_AUTOFILL_INIT 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_IMEM_AUTOFILL_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG1_IMEM_AUTOFILL_DISABLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2 0x000000f4 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_SHA 0:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_SHA_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_SHA_DISABLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_BMEM 1:1 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_BMEM_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_BMEM_DISABLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_PKCBOOT 2:2 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_PKCBOOT_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_PKCBOOT_DISABLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_DBGMODE 3:3 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_DBGMODE_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_DBGMODE_DISABLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_KMEM 4:4 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_KMEM_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_KMEM_DISABLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_HSCODE_REVOCATION 5:5 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_HSCODE_REVOCATION_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_HSCODE_REVOCATION_DISABLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_STRAP_FUN 6:6 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_STRAP_FUN_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_STRAP_FUN_DISABLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_VHR 7:7 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_VHR_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_VHR_DISABLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_HS 8:8 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_HS_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_HS_DISABLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_SECUREBUS 9:9 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_SECUREBUS_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_SECUREBUS_DISABLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_RISCV 10:10 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_RISCV_ENABLE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_RISCV_DISABLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_RISCV_PL3_DISABLE 11:11 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_RISCV_PL3_DISABLE_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_RISCV_PL3_DISABLE_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_MEM_SCRUBBING 12:12 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_MEM_SCRUBBING_PENDING 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_MEM_SCRUBBING_DONE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_RISCV_BR_PRIV_LOCKDOWN 13:13 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_RISCV_BR_PRIV_LOCKDOWN_LOCK 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_RISCV_BR_PRIV_LOCKDOWN_UNLOCK 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_BOOT_FROM_HS 14:14 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_BOOT_FROM_HS_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG2_BOOT_FROM_HS_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_HWCFG3 0x00000278 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_HWCFG3_IMEM_TOTAL_SIZE 11:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_HWCFG3_DMEM_TOTAL_SIZE 27:16 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_CGCTL 0x000000a0 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_CGCTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_FALCON_CGCTL_CG_OVERRIDE 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CGCTL_CG_OVERRIDE_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2 0x00000134 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_CG2__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_FALCON_CG2__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_CG2_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG 17:1 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_ENABLED 0 /* */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_DISABLED 0x0001ffff /* */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_DMA 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_DMA_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_DMA_DISABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_GC6_SR_FSM 2:2 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_GC6_SR_FSM_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_GC6_SR_FSM_DISABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_PIPE 3:3 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_PIPE_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_PIPE_DISABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_DIV 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_DIV_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_DIV_DISABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_ICD 5:5 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_ICD_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_ICD_DISABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_CFG 6:6 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_CFG_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_CFG_DISABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_CTXSW 7:7 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_CTXSW_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_CTXSW_DISABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_PMB 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_PMB_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_PMB_DISABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_RF 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_RF_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_RF_DISABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_MUL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_MUL_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_MUL_DISABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_LDST 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_LDST_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_LDST_DISABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_TSYNC 12:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_TSYNC_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_TSYNC_DISABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_GPTMR 13:13 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_GPTMR_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_GPTMR_DISABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_WDTMR 14:14 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_WDTMR_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_WDTMR_DISABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_IRQSTAT 15:15 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_IRQSTAT_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_IRQSTAT_DISABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_TOP 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_TOP_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_TOP_DISABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FBIF 17:17 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FBIF_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FBIF_DISABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_SHA 18:18 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_SHA_ENABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CG2_SLCG_FALCON_SHA_DISABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_ENGID 0x0000013c /* R--4R */
|
|
#define NV_CMSDEC_FALCON_ENGID_INSTID 7:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_ENGID_INSTID_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_ENGID_FAMILYID 15:8 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_ENGID_FAMILYID_SEC 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_ENGID_FAMILYID_DPU 0x00000002 /* R---V */
|
|
#define NV_CMSDEC_FALCON_ENGID_FAMILYID_NVDEC 0x00000003 /* R---V */
|
|
#define NV_CMSDEC_FALCON_ENGID_FAMILYID_PWR_PMU 0x00000004 /* R---V */
|
|
#define NV_CMSDEC_FALCON_ENGID_FAMILYID_FBFACLON 0x00000005 /* R---V */
|
|
#define NV_CMSDEC_FALCON_ENGID_FAMILYID_NVENC 0x00000006 /* R---V */
|
|
#define NV_CMSDEC_FALCON_ENGID_FAMILYID_GPCCS 0x00000007 /* R---V */
|
|
#define NV_CMSDEC_FALCON_ENGID_FAMILYID_FECS 0x00000008 /* R---V */
|
|
#define NV_CMSDEC_FALCON_ENGID_FAMILYID_MINION 0x00000009 /* R---V */
|
|
#define NV_CMSDEC_FALCON_ENGID_FAMILYID_XUSB 0x0000000a /* R---V */
|
|
#define NV_CMSDEC_FALCON_ENGID_FAMILYID_GSP 0x0000000b /* R---V */
|
|
#define NV_CMSDEC_FALCON_ENGID_FAMILYID_NVJPG 0x0000000c /* R---V */
|
|
#define NV_CMSDEC_FALCON_ENGID_FAMILYID_OFA 0x0000000d /* R---V */
|
|
#define NV_CMSDEC_FALCON_ENGID_FAMILYID_PSC 0x0000000e /* R---V */
|
|
#define NV_CMSDEC_FALCON_ENGID_FAMILYID_SOE 0x0000000f /* R---V */
|
|
#define NV_CMSDEC_FALCON_ENGINE 0x000003c0 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_ENGINE__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_RESET_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_ENGINE_RESET 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_ENGINE_RESET_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ENGINE_RESET_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SCTL 0x00000240 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_SCTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PRGN_CTL /* */
|
|
#define NV_CMSDEC_FALCON_SCTL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SCTL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_LSMODE 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SCTL_LSMODE_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SCTL_LSMODE_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SCTL_HSMODE 1:1 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SCTL_HSMODE_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SCTL_HSMODE_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SCTL_LSMODE_LEVEL 5:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SCTL_LSMODE_LEVEL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SCTL_UCODE_LEVEL 5:4 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_UCODE_LEVEL_INIT 0 /* */
|
|
#define NV_CMSDEC_FALCON_SCTL_DEBUG_PRIV_LEVEL 9:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SCTL_DEBUG_PRIV_LEVEL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SCTL_RESET_LVLM_EN 12:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SCTL_RESET_LVLM_EN_TRUE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SCTL_RESET_LVLM_EN_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SCTL_STALLREQ_CLR_EN 13:13 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SCTL_STALLREQ_CLR_EN_TRUE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SCTL_STALLREQ_CLR_EN_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SCTL_AUTH_EN 14:14 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SCTL_AUTH_EN_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SCTL_AUTH_EN_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SCTL1 0x00000250 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_SCTL1__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_SCTL1__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SCTL1_CSBLVL_MASK 1:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SCTL1_CSBLVL_MASK_INIT 0x00000003 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SCTL1_EXTLVL_MASK 3:2 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SCTL1_EXTLVL_MASK_INIT 0x00000003 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_HSCTL 0x000000e4 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_HSCTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_HSCTL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_HSCTL_TRACEPC 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_HSCTL_TRACEPC_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_TRACEPC_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_SP_MIN 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_HSCTL_SP_MIN_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_HSCTL_SP_MIN_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL 0x000002f4 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_FUSE_OPT_RISCV_DCLS_EN 17:17 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_FUSE_OPT_RISCV_DCLS_EN_INIT 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_RISCV_DCLS_CLK_EN 11:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_RISCV_DCLS_CLK_EN_TRUE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_RISCV_DCLS_CLK_EN_FALSE 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_RISCV_DCLS_DIS 7:6 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_RISCV_DCLS_DIS_INIT 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_RISCV_DCLS_DIS_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SAFETY_CTRL_RISCV_DCLS_DIS_FALSE 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RISCV_DCLS_SECURITY 0x000003b8 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_RISCV_DCLS_SECURITY__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_FALCON_RISCV_DCLS_SECURITY__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SAFETY_CTRL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_RISCV_DCLS_SECURITY_CORE_MISMATCH 31:24 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_RISCV_DCLS_SECURITY_CORE_MISMATCH_TRUE 0x000000a5 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RISCV_DCLS_SECURITY_CORE_MISMATCH_FALSE 0x0000005a /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_RISCV_DCLS_SECURITY_RISCV_HALT 23:16 /* RW-VF */
|
|
#define NV_CMSDEC_FALCON_RISCV_DCLS_SECURITY_RISCV_HALT_ENABLED 0x000000a5 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RISCV_DCLS_SECURITY_RISCV_HALT_DISABLED 0x0000005a /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RISCV_DCLS_SECURITY_RISCV_TRIGGER_RESET 15:8 /* RW-VF */
|
|
#define NV_CMSDEC_FALCON_RISCV_DCLS_SECURITY_RISCV_TRIGGER_RESET_ENABLED 0x000000a5 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RISCV_DCLS_SECURITY_RISCV_TRIGGER_RESET_DISABLED 0x0000005a /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RISCV_DCLS_SECURITY_RISCV_INTERRUPT 7:0 /* RW-VF */
|
|
#define NV_CMSDEC_FALCON_RISCV_DCLS_SECURITY_RISCV_INTERRUPT_ENABLED 0x000000a5 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_RISCV_DCLS_SECURITY_RISCV_INTERRUPT_DISABLED 0x0000005a /* RW--V */
|
|
#define NV_CMSDEC_FALCON_OS 0x00000080 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_OS__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PRGN_CTL /* */
|
|
#define NV_CMSDEC_FALCON_OS_VERSION 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_OS_VERSION_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_RM 0x00000084 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_RM__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PRGN_CTL /* */
|
|
#define NV_CMSDEC_FALCON_RM_CONFIG 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_RM_CONFIG_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SOFT_PM 0x00000088 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_SOFT_PM__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PRGN_CTL /* */
|
|
#define NV_CMSDEC_FALCON_SOFT_PM__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SOFT_PM_TRIGGER_START 17:17 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SOFT_PM_TRIGGER_START_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SOFT_PM_TRIGGER_END 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SOFT_PM_TRIGGER_END_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SOFT_PM_PROBE 5:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SOFT_PM_PROBE_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SOFT_MODE 0x0000008c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_SOFT_MODE__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PRGN_CTL /* */
|
|
#define NV_CMSDEC_FALCON_SOFT_MODE__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SOFT_MODE_PROBE 5:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SOFT_MODE_PROBE_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMM 0x000000a8 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_PMM__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PRGN_CTL /* */
|
|
#define NV_CMSDEC_FALCON_PMM__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_PM_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL 4:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL_ANY 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL_CODE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL_DMAQ 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL_DMFENCE 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL_DMWAIT 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL_IMWAIT 0x00000005 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL_IPND 0x00000006 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL_LDSTQ 0x00000007 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL_SB 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL_ANY_SC 0x00000009 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL_CODE_SC 0x0000000a /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL_DMAQ_SC 0x0000000b /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL_DMFENCE_SC 0x0000000c /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL_DMWAIT_SC 0x0000000d /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL_IMWAIT_SC 0x0000000e /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL_IPND_SC 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL_LDSTQ_SC 0x00000010 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_STALL_SEL_SB_SC 0x00000011 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_IDLE_SEL 7:5 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_IDLE_SEL_WAITING 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_IDLE_SEL_ENG_IDLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_IDLE_SEL_MTHD_FULL 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_IDLE_SEL_WAITING_SC 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_IDLE_SEL_ENG_IDLE_SC 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_IDLE_SEL_MTHD_FULL_SC 0x00000005 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_SOFTPM0_SEL 11:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_SOFTPM0_SEL_0 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_SOFTPM0_SEL_1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_SOFTPM0_SEL_2 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_SOFTPM0_SEL_3 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_SOFTPM0_SEL_4 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_SOFTPM0_SEL_5 0x00000005 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_SOFTPM0_SEL_0_SC 0x00000006 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_SOFTPM0_SEL_1_SC 0x00000007 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_SOFTPM0_SEL_2_SC 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_SOFTPM0_SEL_3_SC 0x00000009 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_SOFTPM0_SEL_4_SC 0x0000000a /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_SOFTPM0_SEL_5_SC 0x0000000b /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_SOFTPM1_SEL 15:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMM_FALCON_SOFTPM1_SEL_0 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_DSTAT_SEL 19:17 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_DSTAT_SEL_1KTRANSFER 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_DSTAT_SEL_RREQ 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_DSTAT_SEL_WREQ 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_DSTAT_SEL_1KTRANSFER_SC 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_DSTAT_SEL_RREQ_SC 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_DSTAT_SEL_WREQ_SC 0x00000005 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL0_SEL 23:20 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL0_SEL_RDAT_WAIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL0_SEL_RDM_CLIENT 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL0_SEL_WDF_FULL 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL0_SEL_RQQ_FULL 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL0_SEL_RDM_PORTQ 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL0_SEL_RDM_ALLOC 0x00000005 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL0_SEL_FB_BSY 0x00000006 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL0_SEL_ORQ 0x00000007 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL0_SEL_RDAT_WAIT_SC 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL0_SEL_RDM_CLIENT_SC 0x00000009 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL0_SEL_WDF_FULL_SC 0x0000000a /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL0_SEL_RQQ_FULL_SC 0x0000000b /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL0_SEL_RDM_PORTQ_SC 0x0000000c /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL0_SEL_RDM_ALLOC_SC 0x0000000d /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL0_SEL_FB_BSY_SC 0x0000000e /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL0_SEL_ORQ_SC 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL1_SEL 27:24 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL1_SEL_RDAT_WAIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL2_SEL 31:28 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_PMM_FBIF_STALL2_SEL_RDAT_WAIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DEBUG1 0x00000090 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DEBUG1__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_HOSTIF /* */
|
|
#define NV_CMSDEC_FALCON_DEBUG1__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_MTHDCTX_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DEBUG1_MTHD_DRAIN_TIME 15:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DEBUG1_MTHD_DRAIN_TIME_INIT 0x00000040 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DEBUG1_CTXSW_MODE 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DEBUG1_CTXSW_MODE_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DEBUG1_TRACE_FORMAT 17:17 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DEBUG1_TRACE_FORMAT_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DEBUG1_TRACE_FORMAT_UNCOMPRESSED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DEBUG1_TRACE_FORMAT_COMPRESSED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DEBUG1_CTXSW_MODE1 18:18 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DEBUG1_CTXSW_MODE1_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DEBUG1_CTXSW_MODE1_BYPASS_IDLE_CHECKS 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DEBUG1_CTXSW_MODE1_DEFAULT 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DEBUGINFO 0x00000094 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DEBUGINFO__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PRGN_CTL /* */
|
|
#define NV_CMSDEC_FALCON_DEBUGINFO_DATA 31:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_SP_MIN 0x00000270 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_SP_MIN__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SP_MIN_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_VALUE 23:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SP_MIN_VALUE_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXCI 0x000000d0 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_EXCI__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_EXCI__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXPC 19:0 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXCAUSE 24:20 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXCAUSE_TRAP0 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXCAUSE_TRAP1 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXCAUSE_TRAP2 0x00000002 /* R---V */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXCAUSE_TRAP3 0x00000003 /* R---V */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXCAUSE_ILL_INS 0x00000008 /* R---V */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXCAUSE_INV_INS 0x00000009 /* R---V */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXCAUSE_MISS_INS 0x0000000a /* R---V */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXCAUSE_DHIT_INS 0x0000000b /* R---V */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXCAUSE_SP_OVERFLOW 0x0000000d /* R---V */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXCAUSE_BRKPT_INS 0x0000000f /* R---V */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXCAUSE_DMEM_MISS_INS 0x00000010 /* R---V */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXCAUSE_DMEM_DHIT_INS 0x00000011 /* R---V */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXCAUSE_DMEM_PAFAULT_INS 0x00000012 /* R---V */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXCAUSE_DMEM_PERMISSION_INS 0x00000013 /* R---V */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXCAUSE_BROM_CALL_INS 0x00000015 /* R---V */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXCAUSE_KMEM_VIOLATION_INS 0x00000016 /* R---V */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXCAUSE_BMEM_PERMISSION_INS 0x00000017 /* R---V */
|
|
#define NV_CMSDEC_FALCON_EXCI_EXPC_HIGH 31:28 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_EXCI2 0x000000bc /* R--4R */
|
|
#define NV_CMSDEC_FALCON_EXCI2__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_EXCI2__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXCI_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_EXCI2_ADDRESS 31:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_EXCI2_ADDRESS_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR 0x000000d4 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SCP /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SVEC_SPR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_SIGPASS 18:18 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_SIGPASS_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SVEC_SPR_SIGPASS_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL 0x00000100 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_CPUCTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_CPUCTL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_IINVAL 0:0 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_IINVAL_TRUE 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_IINVAL_FALSE 0x00000000 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_STARTCPU 1:1 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_STARTCPU_TRUE 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_STARTCPU_FALSE 0x00000000 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_SRESET 2:2 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_SRESET_TRUE 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_SRESET_FALSE 0x00000000 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_HRESET 3:3 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_HRESET_TRUE 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_HRESET_FALSE 0x00000000 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_HALTED 4:4 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_HALTED_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_HALTED_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_STOPPED 5:5 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_STOPPED_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_STOPPED_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_ALIAS_EN 6:6 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_ALIAS_EN_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_ALIAS_EN_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_ALIAS_EN_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_ALIAS 0x00000130 /* -W-4R */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_ALIAS__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_ALIAS_STARTCPU 1:1 /* -WXVF */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_ALIAS_STARTCPU_TRUE 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_CPUCTL_ALIAS_STARTCPU_FALSE 0x00000000 /* -W--V */
|
|
#define NV_CMSDEC_FALCON_STACKCFG 0x00000138 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_STACKCFG__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_STACKCFG__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_STACKCFG_BOTTOM 23:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_STACKCFG_BOTTOM_INIT 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_STACKCFG_SPEXC 31:31 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_STACKCFG_SPEXC_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_STACKCFG_SPEXC_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_STACKCFG_SPEXC_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC 0x00000104 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_BOOTVEC_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_VEC 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BOOTVEC_VEC_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL 0x00000254 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DBGCTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_DBGCTL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_VAL 9:0 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_VAL_INIT 0 /* */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_STOP 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_STOP_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_STOP_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_STOP_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RUN 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RUN_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RUN_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RUN_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RUNB 2:2 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RUNB_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RUNB_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RUNB_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_STEP 3:3 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_STEP_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_STEP_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_STEP_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_EMASK 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_EMASK_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_EMASK_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_EMASK_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RREG_SPR 5:5 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RREG_SPR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RREG_SPR_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RREG_SPR_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RSTAT 6:6 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RSTAT_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RSTAT_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RSTAT_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIVWL_IBRKPT 7:7 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIVWL_IBRKPT_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIVWL_IBRKPT_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_PRIVWL_IBRKPT_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RREG_GPR 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RREG_GPR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RREG_GPR_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RREG_GPR_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RDM 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RDM_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RDM_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_ICD_CMDWL_RDM_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_TRACE_MODE 13:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_TRACE_MODE_FULL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_TRACE_MODE_REDUCED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_TRACE_MODE_STACK 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_CYA 31:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_CYA_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DBGCTL_CYA_ENABLE 0x00008afe /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT1 0x00000098 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_IBRKPT1__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_IBRKPT1__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IBRKPT1_PC 23:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT1_PC_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT1_SUPPRESS 29:29 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT1_SUPPRESS_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT1_SUPPRESS_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT1_SUPPRESS_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT1_SKIP 30:30 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT1_SKIP_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT1_SKIP_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT1_SKIP_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT1_EN 31:31 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT1_EN_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT1_EN_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT1_EN_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT2 0x0000009c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_IBRKPT2__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_IBRKPT2__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IBRKPT2_PC 23:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT2_PC_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT2_SUPPRESS 29:29 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT2_SUPPRESS_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT2_SUPPRESS_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT2_SUPPRESS_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT2_SKIP 30:30 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT2_SKIP_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT2_SKIP_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT2_SKIP_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT2_EN 31:31 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT2_EN_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT2_EN_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT2_EN_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT3 0x000000b0 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_IBRKPT3__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_IBRKPT3__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IBRKPT3_PC 23:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT3_PC_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT3_SUPPRESS 29:29 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT3_SUPPRESS_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT3_SUPPRESS_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT3_SUPPRESS_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT3_SKIP 30:30 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT3_SKIP_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT3_SKIP_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT3_SKIP_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT3_EN 31:31 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT3_EN_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT3_EN_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT3_EN_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT4 0x000000b4 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_IBRKPT4__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_IBRKPT4__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IBRKPT4_PC 23:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT4_PC_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT4_SUPPRESS 29:29 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT4_SUPPRESS_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT4_SUPPRESS_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT4_SUPPRESS_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT4_SKIP 30:30 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT4_SKIP_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT4_SKIP_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT4_SKIP_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT4_EN 31:31 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT4_EN_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT4_EN_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT4_EN_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT5 0x000000b8 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_IBRKPT5__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_IBRKPT5__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_BRKPT_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IBRKPT5_PC 23:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT5_PC_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT5_SUPPRESS 29:29 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT5_SUPPRESS_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT5_SUPPRESS_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT5_SUPPRESS_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT5_SKIP 30:30 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT5_SKIP_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT5_SKIP_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT5_SKIP_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT5_EN 31:31 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IBRKPT5_EN_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT5_EN_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IBRKPT5_EN_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD 0x00000200 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_OPC 3:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_OPC_STOP 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_OPC_RUN 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_OPC_JRUN 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_OPC_RUNB 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_OPC_JRUNB 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_OPC_STEP 0x00000005 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_OPC_JSTEP 0x00000006 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_OPC_EMASK 0x00000007 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_OPC_RREG 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_OPC_WREG 0x00000009 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_OPC_RDM 0x0000000a /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_OPC_WDM 0x0000000b /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_OPC_RCM 0x0000000c /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_OPC_WCM 0x0000000d /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_OPC_RSTAT 0x0000000e /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_OPC_SBU 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_SZ 7:6 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_SZ_B 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_SZ_HW 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_SZ_W 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX 12:8 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_REG0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_REG1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_REG2 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_REG3 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_REG4 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_REG5 0x00000005 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_REG6 0x00000006 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_REG7 0x00000007 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_REG8 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_REG9 0x00000009 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_REG10 0x0000000a /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_REG11 0x0000000b /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_REG12 0x0000000c /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_REG13 0x0000000d /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_REG14 0x0000000e /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_REG15 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_IV0 0x00000010 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_IV1 0x00000011 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_EV 0x00000013 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_SP 0x00000014 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_PC 0x00000015 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_IMB 0x00000016 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_DMB 0x00000017 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_CSW 0x00000018 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_CCR 0x00000019 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_SEC 0x0000001a /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_CTX 0x0000001b /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_EXCI 0x0000001c /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_SEC1 0x0000001e /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_IMB1 0x0000001e /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_DMB1 0x0000001f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_RSTAT0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_RSTAT1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_RSTAT2 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_RSTAT3 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_RSTAT4 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_RSTAT5 0x00000005 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_WB0 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_WB1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_WB2 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_IDX_WB3 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_ERROR 14:14 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_ERROR_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_ERROR_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_RDVLD 15:15 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_RDVLD_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_RDVLD_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_PARM 31:16 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK 31:16 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_TRAP0 16:16 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_TRAP0_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_TRAP0_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_TRAP1 17:17 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_TRAP1_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_TRAP1_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_TRAP2 18:18 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_TRAP2_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_TRAP2_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_TRAP3 19:19 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_TRAP3_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_TRAP3_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_EXC_UNIMP 20:20 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_EXC_UNIMP_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_EXC_UNIMP_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_EXC_IMISS 21:21 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_EXC_IMISS_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_EXC_IMISS_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_EXC_IMHIT 22:22 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_EXC_IMHIT_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_EXC_IMHIT_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_EXC_IBREAK 23:23 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_EXC_IBREAK_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_EXC_IBREAK_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_IV0 24:24 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_IV0_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_IV0_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_IV1 25:25 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_IV1_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_IV1_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_IV2 26:26 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_IV2_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_IV2_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_ICD_CMD_EMASK_EXT 31:27 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ICD_ADDR 0x00000204 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_ICD_ADDR__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_ICD_ADDR__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_ICD_ADDR_ADDR 31:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ICD_WDATA 0x00000208 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_ICD_WDATA__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_ICD_WDATA__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_ICD_WDATA_DATA 31:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA 0x0000020c /* R--4R */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_ICD_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_DATA 31:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_MEM_STALL 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_MEM_STALL_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_MEM_STALL_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_FENCE_STALL 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_FENCE_STALL_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_FENCE_STALL_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_DIV_STALL 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_DIV_STALL_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_DIV_STALL_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMAQ 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMAQ_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMAQ_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMWAITING 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMWAITING_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_DMWAITING_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_IMWAITING 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_IMWAITING_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_DMA_STALL_IMWAITING_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_ANY_STALL 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_ANY_STALL_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_ANY_STALL_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_SBFULL_STALL 8:8 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_SBFULL_STALL_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_SBFULL_STALL_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_SBHIT_STALL 9:9 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_SBHIT_STALL_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_SBHIT_STALL_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_FLOW_STALL 10:10 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_FLOW_STALL_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_FLOW_STALL_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_SP_STALL 11:11 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_SP_STALL_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_SP_STALL_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_BL_STALL 12:12 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_BL_STALL_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_BL_STALL_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_IPND_STALL 13:13 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_IPND_STALL_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_IPND_STALL_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_LDSTQ_STALL 14:14 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_LDSTQ_STALL_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_LDSTQ_STALL_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_NOINSTR_STALL 16:16 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_NOINSTR_STALL_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_NOINSTR_STALL_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_HALTSTOP_FLUSH 20:20 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_HALTSTOP_FLUSH_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_HALTSTOP_FLUSH_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_AFILL_FLUSH 21:21 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_AFILL_FLUSH_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_AFILL_FLUSH_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_EXC_FLUSH 22:22 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_EXC_FLUSH_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_EXC_FLUSH_FASLE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_IRQ_FLUSH 25:23 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_VALIDRD 28:28 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_VALIDRD_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_VALIDRD_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_WAITING 29:29 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_WAITING_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_WAITING_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_HALTED 30:30 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_HALTED_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_HALTED_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_MTHD_FULL 31:31 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_MTHD_FULL_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT0_MTHD_FULL_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB_ALLOC 3:0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB_VALID 7:4 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB0_SZ 9:8 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB0_SZ_IS_BYTE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB0_SZ_IS_HALFWORD 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB0_SZ_IS_WORD 2 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB1_SZ 11:10 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB1_SZ_IS_BYTE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB1_SZ_IS_HALFWORD 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB1_SZ_IS_WORD 2 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB2_SZ 13:12 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB2_SZ_IS_BYTE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB2_SZ_IS_HALFWORD 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB2_SZ_IS_WORD 2 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB3_SZ 15:14 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB3_SZ_IS_BYTE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB3_SZ_IS_HALFWORD 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB3_SZ_IS_WORD 2 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB0_IDX 19:16 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB1_IDX 23:20 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB2_IDX 27:24 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT1_WB3_IDX 31:28 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT2_DMA_ENABLE 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT2_LDSTQ_NUM 7:5 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT2_DMAQ_NUM 12:8 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT2_EM_BUSY 19:16 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT2_EM_ACKED 23:20 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT2_EM_ISWR 27:24 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT2_EM_DVLD 31:28 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_MTHD_IDLE 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_MTHD_IDLE_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_MTHD_IDLE_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_CTXSW_IDLE 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_CTXSW_IDLE_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_CTXSW_IDLE_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_DMA_IDLE 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_DMA_IDLE_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_DMA_IDLE_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_SCP_IDLE 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_SCP_IDLE_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_SCP_IDLE_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_LDST_IDLE 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_LDST_IDLE_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_LDST_IDLE_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_SBWB_EMPTY 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_SBWB_EMPTY_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_SBWB_EMPTY_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_CSWIE 8:6 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_CSWE 10:10 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE 14:12 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_IDLE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_CHECK 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_SAVE 2 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_SAVE_WAIT 3 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_BLK_BIND 4 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_RESET 5 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_RESETWAIT 6 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_CTXSW_STATE_SM_ACK 7 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_CTXSW_PEND 15:15 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_CTXSW_PEND_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_CTXSW_PEND_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_DMA_FBREQ_IDLE 17:17 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_DMA_FBREQ_IDLE_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_DMA_FBREQ_IDLE_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_DMA_ACKQ_EMPTY 18:18 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_DMA_ACKQ_EMPTY_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_DMA_ACKQ_EMPTY_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_DMA_RDQ_EMPTY 19:19 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_DMA_RDQ_EMPTY_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_DMA_RDQ_EMPTY_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_DMA_WR_BUSY 20:20 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_DMA_WR_BUSY_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_DMA_WR_BUSY_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_DMA_RD_BUSY 21:21 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_DMA_RD_BUSY_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_DMA_RD_BUSY_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BUSY 22:22 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BUSY_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BUSY_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BLOCK 23:23 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BLOCK_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_LDST_XT_BLOCK_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_ENG_IDLE 24:24 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_ENG_IDLE_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT3_ENG_IDLE_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_STATE 1:0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_STATE_NORMAL 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_STATE_WAIT_ISSUE_CLEAR 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_STATE_WAIT_EXLDQ_CLEAR 2 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_STATE_FULL_DBG_MODE 3 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_MODE 3:2 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_MODE_SUPPRESSICD 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_MODE_ENTERICD_IBRK 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_MODE_ENTERICD_STEP 2 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK 31:16 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP0 16:16 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP0_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP0_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP1 17:17 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP1_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP1_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP2 18:18 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP2_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP2_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP3 19:19 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP3_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_TRAP3_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_UNIMP 20:20 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_UNIMP_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_UNIMP_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMISS 21:21 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMISS_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMISS_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMHIT 22:22 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMHIT_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IMHIT_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IBREAK 23:23 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IBREAK_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXC_IBREAK_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV0 24:24 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV0_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV0_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV1 25:25 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV1_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV1_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV2 26:26 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV2_TRUE 1 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_IV2_FALSE 0 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT4_ICD_EMASK_EXT 31:27 /* */
|
|
#define NV_CMSDEC_FALCON_ICD_RDATA_RSTAT5_LRU_STATE 7:0 /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0 0x000000d8 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_RSTAT0__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_RSTAT0_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_MEM_STALL 0:0 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_DMA_STALL 1:1 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_FENCE_STALL 2:2 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_DIV_STALL 3:3 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_SB_FULL_STALL 8:8 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_SB_HIT_STALL 9:9 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_FLOW_STALL 10:10 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_SP_STALL 11:11 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_BL_STALL 12:12 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_NO_INSTR_STALL 16:16 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_HALTSTOP_FLUSH 20:20 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_AFILL_FLUSH 21:21 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_EXC_FLUSH 22:22 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_IRQ_FLUSH 25:23 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_VALID 28:28 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_WAITING 29:29 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT0_HALTED 30:30 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT3 0x000000dc /* R--4R */
|
|
#define NV_CMSDEC_FALCON_RSTAT3__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DEBUG /* */
|
|
#define NV_CMSDEC_FALCON_RSTAT3_MTHD_IDLE 0:0 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT3_CTXSW_IDLE 1:1 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT3_DMA_IDLE 2:2 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT3_SCP_IDLE 3:3 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT3_LDST_IDLE 4:4 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT3_SBWB_EMPTY 5:5 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT3_CSWIE 8:6 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT3_CSWE 10:10 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT3_CTXSW_STATE 14:12 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT3_CTXSW_PEND 15:15 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT3_DMA_FBREQ_IDLE 17:17 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT3_DMA_ACKQ_EMPTY 18:18 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT3_DMA_RDQ_EMPTY 19:19 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT3_DMA_WR_BUSY 20:20 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT3_DMA_RD_BUSY 21:21 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT3_LDST_XT_BUSY 22:22 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_RSTAT3_LDST_XT_BLOCK 23:23 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_TRACEIDX 0x00000148 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_TRACEIDX__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_TRACEIDX__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_TRACEIDX_CNT 31:24 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_TRACEIDX_CNT_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_TRACEIDX_MAXIDX 23:16 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_TRACEIDX_IDX 7:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_TRACEIDX_IDX_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_TRACEPC 0x0000014c /* R--4R */
|
|
#define NV_CMSDEC_FALCON_TRACEPC__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_TRACEPC__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_TRACEPC_PC 23:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_TRACEINFO 0x0000017c /* R--4R */
|
|
#define NV_CMSDEC_FALCON_TRACEINFO__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_TRACEINFO__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_TRACEBUF_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_TRACEINFO_COUNT 15:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_IMCTL 0x00000140 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_IMCTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_IMCTL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IMCTL_ADDR_BLK 23:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_IMCTL_CMD 26:24 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_IMCTL_CMD_NOP 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMCTL_CMD_IMINV 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMCTL_CMD_IMBLK 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMCTL_CMD_IMTAG 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMCTL_CMD_IMTAG_SETVLD 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMCTL_DEBUG 0x0000015c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_IMCTL_DEBUG__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_IMCTL_DEBUG_ADDR_BLK 23:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_IMCTL_DEBUG_CMD 26:24 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_IMCTL_DEBUG_CMD_NOP 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMCTL_DEBUG_CMD_IMBLK 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMCTL_DEBUG_CMD_IMTAG 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_IMSTAT 0x00000144 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_IMSTAT__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_IMSTAT__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IMSTAT_VAL 31:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_IMFILLRNG0 0x00000150 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_IMFILLRNG0__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_IMFILLRNG0__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IMFILLRNG0_TAG_LO 15:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IMFILLRNG0_TAG_LO_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IMFILLRNG0_TAG_HI 31:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IMFILLRNG0_TAG_HI_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IMFILLRNG1 0x00000154 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_IMFILLRNG1__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_IMFILLRNG1__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IMFILLRNG1_TAG_LO 15:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IMFILLRNG1_TAG_LO_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IMFILLRNG1_TAG_HI 31:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IMFILLRNG1_TAG_HI_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_IMFILLCTL 0x00000158 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_IMFILLCTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_IMFILLCTL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_IMFILLCTL_NBLOCKS 8:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_IMFILLCTL_NBLOCKS_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMCTL 0x00000260 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DMCTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_DMCTL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMCTL_ADDR_BLK 23:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_DMCTL_CMD 26:24 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_DMCTL_CMD_NOP 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMCTL_CMD_DMINV 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMCTL_CMD_DMBLK 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMCTL_CMD_DMTAG 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMCTL_CMD_DMTAG_SETVLD 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMCTL_CMD_DMCLEAN 0x00000005 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMCTL_CMD_DMLVL 0x00000006 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMSTAT 0x00000264 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DMSTAT__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_DMSTAT__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMSTAT_VAL 31:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_DMVACTL 0x00000268 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DMVACTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_DMVACTL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMVACTL_BOUND 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMVACTL_BOUND_INIT 0x00000100 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMCYA 0x0000026c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DMCYA__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_DMCYA__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMCYA_LDSTVA_DIS 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMCYA_LDSTVA_DIS_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMCYA_LDSTVA_DIS_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMCYA_ROB_DIS 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMCYA_ROB_DIS_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMCYA_ROB_DIS_TRUE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMCYA_ROBWB_DIS 2:2 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMCYA_ROBWB_DIS_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMCYA_ROBWB_DIS_TRUE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMCYA_ROBSPR_DIS 3:3 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMCYA_ROBSPR_DIS_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMCYA_ROBSPR_DIS_TRUE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CMEMBASE 0x00000160 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_CMEMBASE__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_CMEMBASE__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_AMAP_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_CMEMBASE_VAL 31:18 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CMEMBASE_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEMAPERT 0x00000164 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_DMEMAPERT__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_DMEMAPERT__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_DMEMAPERT_TIME_OUT 7:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEMAPERT_TIME_OUT_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEMAPERT_TIME_UNIT 11:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEMAPERT_TIME_UNIT_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEMAPERT_ENABLE 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_DMEMAPERT_ENABLE_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_DMEMAPERT_ENABLE_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEMAPERT_ENABLE_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_DMEMAPERT_LDSTQ_NUM 19:17 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_EXTERRSTAT 0x0000016c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_EXTERRSTAT__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_EXTERRSTAT__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_EXTERRSTAT_PC 23:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_EXTERRSTAT_STAT 27:24 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_EXTERRSTAT_STAT_ACK_POS 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXTERRSTAT_STAT_ACK_TOUT 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXTERRSTAT_VALID 31:31 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_EXTERRSTAT_VALID_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_EXTERRSTAT_VALID_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXTERRSTAT_VALID_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXTERRADDR 0x00000168 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_EXTERRADDR__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_EXTERRADDR__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_EXTERRADDR_ADDR 31:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_EXTERR_INFO 0x0000025c /* R--4R */
|
|
#define NV_CMSDEC_FALCON_EXTERR_INFO__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_INFO__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXTERR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_EXTERR_INFO_VAL 31:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_CSBERRSTAT 0x00000244 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_CSBERRSTAT__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_CSBERRSTAT__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_CSBERRSTAT_PC 23:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_CSBERRSTAT_ENABLE 30:30 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CSBERRSTAT_ENABLE_INIT 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CSBERRSTAT_ENABLE_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CSBERRSTAT_ENABLE_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CSBERRSTAT_VALID 31:31 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_CSBERRSTAT_VALID_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_CSBERRSTAT_VALID_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CSBERRSTAT_VALID_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_CSBERR_ADDR 0x0000024c /* R--4R */
|
|
#define NV_CMSDEC_FALCON_CSBERR_ADDR__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_ADDR__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_ADDR_VAL 31:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_CSBERR_INFO 0x00000248 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_CSBERR_INFO__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_INFO__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_CSBERR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_CSBERR_INFO_VAL 31:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_KMEM_PDUK_IDX 0
|
|
#define NV_CMSDEC_FALCON_KMEM_PMUK_IDX 1
|
|
#define NV_CMSDEC_FALCON_KMEM_KEK_IDX 2
|
|
#define NV_CMSDEC_FALCON_KMEM_EK_LOW_IDX 3
|
|
#define NV_CMSDEC_FALCON_KMEM_EK_HIGH_IDX 4
|
|
#define NV_CMSDEC_FALCON_KMEM_MPK_LOW_IDX 6
|
|
#define NV_CMSDEC_FALCON_KMEM_MPK_HIGH_IDX 7
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL0_READ 0:0
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL0_READ_ENABLE 0x00000001
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL0_READ_DISABLE 0x00000000
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL0_WRITE 1:1
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL0_WRITE_ENABLE 0x00000001
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL0_WRITE_DISABLE 0x00000000
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL1_READ 2:2
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL1_READ_ENABLE 0x00000001
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL1_READ_DISABLE 0x00000000
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL1_WRITE 3:3
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL1_WRITE_ENABLE 0x00000001
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL1_WRITE_DISABLE 0x00000000
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL2_READ 4:4
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL2_READ_ENABLE 0x00000001
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL2_READ_DISABLE 0x00000000
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL2_WRITE 5:5
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL2_WRITE_ENABLE 0x00000001
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL2_WRITE_DISABLE 0x00000000
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL3_READ 6:6
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL3_READ_ENABLE 0x00000001
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL3_READ_DISABLE 0x00000000
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL3_WRITE 7:7
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL3_WRITE_ENABLE 0x00000001
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LEVEL3_WRITE_DISABLE 0x00000000
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_ACL_K0 8:8
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_ACL_K3 9:9
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_RECYCLABLE 10:10
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_PRIV_EN 11:11
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_NS_63LOADABLE 12:12
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_LS_63LOADABLE 13:13
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_HS_63LOADABLE 14:14
|
|
#define NV_CMSDEC_FALCON_KMEM_PROTECTINFO_UCODEIDMASK 31:15
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK 0x00001250 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK 0x0000125c /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK 0x00001254 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK 0x00001128 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK__SETLVL_SIGNAL "setlvlm" /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK__CLRLVL_SIGNAL "clrlvlm" /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION__FUSE_SIGNAL "reg_init_val_flip_fuse5" /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION_RESET_FUSE0 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION_RESET_FUSE1 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLED 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION__FUSE_SIGNAL "reg_init_val_flip_fuse5" /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE0 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION_RESET_FUSE1 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLED 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_SOURCE_ENABLE__FUSE_SIGNAL "reg_init_val_flip_fuse5" /* */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE0 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_SOURCE_ENABLE_RESET_FUSE1 0x00080000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_CONFIG 0x00001004 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_SHA_CONFIG__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_CONFIG_ENC_MODE 31:24 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_CONFIG_ENC_MODE_SHA1 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_CONFIG_ENC_MODE_SHA224 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_CONFIG_ENC_MODE_SHA256 0x00000005 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_CONFIG_ENC_MODE_SHA384 0x00000006 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_CONFIG_ENC_MODE_SHA512 0x00000007 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_CONFIG_ENC_MODE_SHA512_224 0x00000007 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_CONFIG_ENC_MODE_SHA512_256 0x00000007 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_CONFIG_ENC_ALG 15:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_CONFIG_ENC_ALG_SHA 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_CONFIG_ENC_ALG_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_CONFIG_DST 4:2 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_CONFIG_DST_HASH_REG 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_CONFIG_DST_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_CONFIG__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_TASK_CONFIG 0x00001008 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_SHA_TASK_CONFIG__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_TASK_CONFIG_HW_INIT_HASH 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_TASK_CONFIG_HW_INIT_HASH_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_TASK_CONFIG_HW_INIT_HASH_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_TASK_CONFIG__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_ADDR 0x0000100c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_ADDR__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_ADDR_VAL 31:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_ADDR__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_ADDR_HI 0x00001010 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_ADDR_HI__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_ADDR_HI_MSB 31:24 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_ADDR_HI_SZ 23:0 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_ADDR_HI__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_MSG_LENGTH(i) (0x0000101c+((i)*4)) /* RW-4A */
|
|
#define NV_CMSDEC_FALCON_SHA_MSG_LENGTH__SIZE_1 4 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_MSG_LENGTH__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_MSG_LENGTH_VAL 31:0 /* RW-VF */
|
|
#define NV_CMSDEC_FALCON_SHA_MSG_LENGTH__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_MSG_LEFT(i) (0x0000102c+((i)*4)) /* RW-4A */
|
|
#define NV_CMSDEC_FALCON_SHA_MSG_LEFT__SIZE_1 4 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_MSG_LEFT__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_MSG_LEFT_VAL 31:0 /* RW-VF */
|
|
#define NV_CMSDEC_FALCON_SHA_MSG_LEFT__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_HASH_RESULT(i) (0x0000103c+((i)*4)) /* RW-4A */
|
|
#define NV_CMSDEC_FALCON_SHA_HASH_RESULT__SIZE_1 16 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_HASH_RESULT__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_HASH_RESULT_VAL 31:0 /* RW-VF */
|
|
#define NV_CMSDEC_FALCON_SHA_HASH_RESULT__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_OPERATION 0x0000107c /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_SHA_OPERATION__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_OPERATION_LAST_BUF 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_OPERATION_LAST_BUF_TRUE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_OPERATION_LAST_BUF_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_OPERATION_SOFTRESET 6:6 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_OPERATION_SOFTRESET_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_OPERATION_SOFTRESET_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_OPERATION_HALT 5:5 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_OPERATION_HALT_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_OPERATION_HALT_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_OPERATION_OP 2:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_OPERATION_OP_NOP 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_OPERATION_OP_START 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_OPERATION_OP_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_OPERATION__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_STATUS 0x00001080 /* R-I4R */
|
|
#define NV_CMSDEC_FALCON_SHA_STATUS__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_STATUS__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_STATUS_STATE 2:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_STATUS_STATE_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_STATUS_STATE_IDLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_STATUS_STATE_BUSY 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_STATUS_STATE_HALTED 0x00000007 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_REQ_CUR_BYTE_ADDR 0x00001084 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_REQ_CUR_BYTE_ADDR__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_REQ_CUR_BYTE_ADDR_VAL 31:0 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_REQ_CUR_BYTE_ADDR__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_REQ_CUR_BYTE_ADDR_HI 0x00001088 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_REQ_CUR_BYTE_ADDR_HI__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_REQ_CUR_BYTE_ADDR_HI_MSB 31:24 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_REQ_CUR_BYTE_ADDR_HI__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_PRIV_LOCKDOWN 0x0000108c /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_SHA_PRIV_LOCKDOWN__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_PRIV_LOCKDOWN_WR_LOCK 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_PRIV_LOCKDOWN_WR_LOCK_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_PRIV_LOCKDOWN_WR_LOCK_SET 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_PRIV_LOCKDOWN_WR_LOCK_UNSET 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_PRIV_LOCKDOWN_RD_LOCK 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_PRIV_LOCKDOWN_RD_LOCK_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_PRIV_LOCKDOWN_RD_LOCK_SET 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_PRIV_LOCKDOWN_RD_LOCK_UNSET 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_RESP_CUR_BYTE_ADDR 0x00001090 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_RESP_CUR_BYTE_ADDR__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_RESP_CUR_BYTE_ADDR_VAL 31:0 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_RESP_CUR_BYTE_ADDR__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_RESP_CUR_BYTE_ADDR_HI 0x00001094 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_RESP_CUR_BYTE_ADDR_HI__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_RESP_CUR_BYTE_ADDR_HI_MSB 31:24 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_SHA_IN_RESP_CUR_BYTE_ADDR_HI__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS 0x00001130 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_LEVEL_ERR 12:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_LEVEL_ERR_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_LEVEL_ERR_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_LEVEL_ERR_CLEAR 1 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_MULTI_HIT 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_MULTI_HIT_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_MULTI_HIT_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_MULTI_HIT_CLEAR 1 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_MISS 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_MISS_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_MISS_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_MISS_CLEAR 1 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_PA_FAULT 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_PA_FAULT_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_PA_FAULT_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_PA_FAULT_CLEAR 1 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_FBIF_ERR 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_FBIF_ERR_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_FBIF_ERR_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_FBIF_ERR_CLEAR 1 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_ILLEGAL_CFG 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_ILLEGAL_CFG_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_ILLEGAL_CFG_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_ILLEGAL_CFG_CLEAR 1 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_NS_ACCESS 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_NS_ACCESS_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_NS_ACCESS_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS_NS_ACCESS_CLEAR 1 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_STATUS__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_ADDR 0x00001120 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_ADDR__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_ADDR_VAL 31:0 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_ADDR__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_ADDR_HI 0x00001124 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_ADDR_HI__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_ADDR_HI_MSB 31:24 /* R-XVF */
|
|
#define NV_CMSDEC_FALCON_SHA_ERR_ADDR_HI__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_STATUS 0x00001134 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_STATUS__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_STATUS_ERR_STATUS 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_STATUS_ERR_STATUS_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_STATUS_ERR_STATUS_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_STATUS_ERR_STATUS_CLEAR 1 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_STATUS_OP_DONE 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_STATUS_OP_DONE_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_STATUS_OP_DONE_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_STATUS_OP_DONE_CLEAR 1 /* */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_STATUS__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_ENABLE 0x00001138 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_ENABLE__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_ENABLE_ERR_STATUS 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_ENABLE_ERR_STATUS_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_ENABLE_ERR_STATUS_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_ENABLE_OP_DONE 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_ENABLE_OP_DONE_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_ENABLE_OP_DONE_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_INT_ENABLE__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_MUTEX 0x00001100 /* -W-4R */
|
|
#define NV_CMSDEC_FALCON_SHA_MUTEX__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_MUTEX_VAL 7:0 /* -W-VF */
|
|
#define NV_CMSDEC_FALCON_SHA_MUTEX__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_MUTEX_RELEASE 0x00001104 /* -W-4R */
|
|
#define NV_CMSDEC_FALCON_SHA_MUTEX_RELEASE__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_MUTEX_RELEASE_VAL 7:0 /* -W-VF */
|
|
#define NV_CMSDEC_FALCON_SHA_MUTEX_RELEASE__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_MUTEX_STATUS 0x00001108 /* R-I4R */
|
|
#define NV_CMSDEC_FALCON_SHA_MUTEX_STATUS__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_MUTEX_STATUS__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_MUTEX_STATUS_LOCKED 7:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_MUTEX_STATUS_LOCKED_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_SRC_CONFIG 0x00001110 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_SHA_SRC_CONFIG__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_SRC_CONFIG_FB_BASE 24:16 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_SHA_SRC_CONFIG_TCM_NO_TRANSLATION 7:7 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_SRC_CONFIG_TCM_NO_TRANSLATION_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_SRC_CONFIG_TCM_NO_TRANSLATION_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_SRC_CONFIG_CTXDMA 6:4 /* RWXVF */
|
|
#define NV_CMSDEC_FALCON_SHA_SRC_CONFIG_SRC 1:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_SRC_CONFIG_SRC_DMEM 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_SRC_CONFIG_SRC_IMEM 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_SRC_CONFIG_SRC_FB 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_SRC_CONFIG__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_REQ_CTRL 0x00001114 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_SHA_REQ_CTRL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_REQ_CTRL_WINDOW 31:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_REQ_CTRL_WINDOW_INIT 0x00001000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_REQ_CTRL_LIMIT 15:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_REQ_CTRL_LIMIT_INIT 0x00000800 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_REQ_CTRL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_CTRL 0x00001098 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_SHA_CTRL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_FALCON_SHA_CTRL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_CTRL_FB_DIS 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_CTRL_FB_DIS_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_CTRL_FB_DIS_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_CYA 0x00001118 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_SHA_CYA__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_CYA_BW_THROTTLE_DIS 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_SHA_CYA_BW_THROTTLE_DIS_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_SHA_CYA_BW_THROTTLE_DIS_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_SHA_CYA__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO 0x0000111c /* R-I4R */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_PW_HALTED 13:13 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_PW_HALTED_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_PW_HALTED_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_IDMA_HALTED 12:12 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_IDMA_HALTED_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_IDMA_HALTED_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_ALU_HALTED 11:11 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_ALU_HALTED_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_ALU_HALTED_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_PW_IDLE 10:10 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_PW_IDLE_TRUE 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_PW_IDLE_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_IDMA_IDLE 9:9 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_IDMA_IDLE_TRUE 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_IDMA_IDLE_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_ALU_IDLE 8:8 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_ALU_IDLE_TRUE 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_ALU_IDLE_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_CORE_STATUS 6:4 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_CORE_STATUS_IDLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_CORE_STATUS_BUSY 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_SECURE_LEVEL 1:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_INFO_SECURE_LEVEL_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_0 0x00001140 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_0__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_0__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_0_SHA_SHA_PREPROC_STATE 11:10 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_0_SHA_WD_NUMBER 9:6 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_0_SHA_SHA_HASH_STATE 5:3 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_0_SHA_BYTE_COUNTER 2:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_1 0x00001144 /* R-I4R */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_1__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_1__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_1_SHA_IDMA_REQ_RUN 18:18 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_1_SHA_IDMA_REQ_RUN_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_1_SHA_IDMA_REQ_RUN_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_1_SHA_IDMA_RESP_RUN 17:17 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_1_SHA_IDMA_RESP_RUN_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_1_SHA_IDMA_RESP_RUN_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_1_SHA_IDMA_NO_INFLIGHTS 14:14 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_1_SHA_IDMA_NO_INFLIGHTS_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_1_SHA_IDMA_NO_INFLIGHTS_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_2 0x00001148 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_2__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_2__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_2_SHA_IDMA_RESP_DMA_SIZE 23:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_2_SHA_IDMA_RESP_DMA_ADDR 31:24 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_3 0x0000114c /* R--4R */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_3__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_3__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_3_SHA_IDMA_RESP_DMA_ADDR 31:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_4 0x00001150 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_4__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_4__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_4_SHA_IDMA_RESP_DMA_ADDR 8:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_4_SHA_IDMA_CORRECTED_RESP_DMA_SIZE 31:11 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_5 0x00001154 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_5__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_5__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_5_SHA_IDMA_CORRECTED_RESP_DMA_ADDR 31:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6 0x00001158 /* R--4R */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_IDMA_CORRECTED_RESP_DMA_ADDR 12:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_IDMA_FREE_COUNT 21:16 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_WILL_NOT_FINISH 24:24 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_WILL_NOT_FINISH_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_WILL_NOT_FINISH_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_SHA_HASH_IDLE 25:25 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_SHA_HASH_IDLE_TRUE 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_SHA_HASH_IDLE_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_SHA_PREPROC_IDLE 26:26 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_SHA_PREPROC_IDLE_TRUE 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_SHA_PREPROC_IDLE_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_IDMA_NO_PACKING_DATA 27:27 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_IDMA_NO_PACKING_DATA_TRUE 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_IDMA_NO_PACKING_DATA_FALSE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_LASTBUF 28:28 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_LASTBUF_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_LASTBUF_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_MSG_LEFT_NON0 29:29 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_MSG_LEFT_NON0_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_6_SHA_MSG_LEFT_NON0_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7 0x0000115c /* R--4R */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SHA /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_SHA_RAL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7_SHA_SHA_AGENT_TREQ_PVLD 25:25 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7_SHA_SHA_AGENT_TREQ_READ 24:24 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7_SHA_IDMA_REQ_TBUF_PRDY 23:23 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7_SHA_IDMA_REQ_TBUF_PVLD 22:22 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7_SHA_IDMA_RESP_TBUF_PRDY 21:21 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7_SHA_IDMA_RESP_TBUF_PVLD 20:20 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7_SHA_BLK_WD_VALID 15:15 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7_SHA_BLK_WD_STALL 14:14 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7_SHA_IDMA2ENG_PVLD 9:9 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7_SHA_IDMA2ENG_STALL 8:8 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7_SHA_NV_SE_SHA2DATA2FBIF_SREQ_PVLD 7:7 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7_SHA_NV_SE_SHA2DATA2FBIF_SREQ_PRDY 6:6 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7_SHA_NV_SE_SHA2DATA_FBIF2PDMA_RDAT_PVLD 5:5 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7_SHA_NV_SE_SHA2DATA_FBIF2PDMA_RDAT_PRDY 4:4 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7_SHA_PE2AFBIF_RD_REQ 1:1 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_SHA_DBG_REG_7_SHA_PE2AFBIF_RD_BUSY 0:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_VER 0x00001188 /* R-I4R */
|
|
#define NV_CMSDEC_FALCON_VER_MAJOR 3:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_VER_MAJOR_DEFT 0x00000002 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_VER_MINOR 17:4 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_VER_MINOR_DEFT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_VER_BUGFIX 31:18 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_VER_BUGFIX_DEFT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_MOD_SEL 0x00001180 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_MOD_SEL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_MOD_SEL_ALGO 7:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_MOD_SEL_ALGO_AES 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_MOD_SEL_ALGO_RSA3K 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_MOD_EN 0x00001184 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_MOD_EN__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_MOD_EN_AES 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_MOD_EN_AES_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_MOD_EN_AES_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_MOD_EN_RSA3K 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_MOD_EN_RSA3K_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_MOD_EN_RSA3K_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_PKCBROM_VER 0x0000118c /* R--4R */
|
|
#define NV_CMSDEC_FALCON_PKCBROM_VER__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_PKCBROM_VER_DEV 11:0 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_PKCBROM_VER_ECO 15:12 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_PKCBROM_VER_MINOR 23:16 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_PKCBROM_VER_MAJOR 31:24 /* R--VF */
|
|
#define NV_CMSDEC_FALCON_VHRCFG_BASE 0x00001190 /* R-I4R */
|
|
#define NV_CMSDEC_FALCON_VHRCFG_BASE_VAL 31:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_VHRCFG_BASE_VAL_SEC 0x00008200 /* R---V */
|
|
#define NV_CMSDEC_FALCON_VHRCFG_BASE_VAL_PWR_PMU 0x000083f0 /* R---V */
|
|
#define NV_CMSDEC_FALCON_VHRCFG_BASE_VAL_NVDEC 0x00008490 /* R---V */
|
|
#define NV_CMSDEC_FALCON_VHRCFG_BASE_VAL_GSP 0x000087a0 /* R---V */
|
|
#define NV_CMSDEC_FALCON_VHRCFG_BASE_VAL_SOE 0x00008200 /* R---V */
|
|
#define NV_CMSDEC_FALCON_VHRCFG_BASE_VAL_PSC 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_VHRCFG_BASE_VAL_DEFT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_VHRCFG_ENTNUM 0x000011e8 /* R-I4R */
|
|
#define NV_CMSDEC_FALCON_VHRCFG_ENTNUM_VAL 31:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_VHRCFG_ENTNUM_VAL_SEC 0x0000000a /* R---V */
|
|
#define NV_CMSDEC_FALCON_VHRCFG_ENTNUM_VAL_PWR_PMU 0x00000003 /* R---V */
|
|
#define NV_CMSDEC_FALCON_VHRCFG_ENTNUM_VAL_NVDEC 0x00000010 /* R---V */
|
|
#define NV_CMSDEC_FALCON_VHRCFG_ENTNUM_VAL_GSP 0x00000003 /* R---V */
|
|
#define NV_CMSDEC_FALCON_VHRCFG_ENTNUM_VAL_SOE 0x0000000a /* R---V */
|
|
#define NV_CMSDEC_FALCON_VHRCFG_ENTNUM_VAL_PSC 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_FALCON_VHRCFG_ENTNUM_VAL_DEFT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_BMEMBASE 0x00001194 /* R-I4R */
|
|
#define NV_CMSDEC_FALCON_BMEMBASE__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_BMEMBASE_VAL 31:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_BMEMBASE_VAL_DEFT 0x02100000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_BROM_CURR_UCODE_ID 0x00001198 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_BROM_CURR_UCODE_ID__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_BROM_CURR_UCODE_ID__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_BROM_CURR_UCODE_ID_VAL 7:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_CURR_UCODE_ID_VAL_DEFT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_CURR_UCODE_ID_VAL_MAX 0x00000010 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_UCODE_VERSION(i) (0x000011a8+((i)*4)) /* R-I4A */
|
|
#define NV_CMSDEC_FALCON_UCODE_VERSION__SIZE_1 16 /* */
|
|
#define NV_CMSDEC_FALCON_UCODE_VERSION__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_BROM /* */
|
|
#define NV_CMSDEC_FALCON_UCODE_VERSION_VER 7:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_UCODE_VERSION_VER_DEF 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK 0x0000119c /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_SEC 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_SEC_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_SEC_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_DPU 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_DPU_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_DPU_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_NVDEC 2:2 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_NVDEC_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_NVDEC_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_PMU 3:3 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_PMU_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_PMU_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_FBFALCON 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_FBFALCON_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_FBFALCON_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_NVENC 5:5 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_NVENC_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_NVENC_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_GPCCS 6:6 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_GPCCS_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_GPCCS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_FECS 7:7 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_FECS_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_FECS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_MINION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_MINION_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_MINION_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_XUSB 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_XUSB_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_XUSB_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_GSP 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_GSP_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_GSP_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_NVJPG 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_NVJPG_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_NVJPG_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_OFA 12:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_OFA_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_OFA_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_PSC 13:13 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_PSC_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_PSC_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_SOE 14:14 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_SOE_ENABLED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_ENGIDMASK_SOE_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL 0x000011ec /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_BROM /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_HWVER_VALID 0:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_HWVER_VALID_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_HWVER_VALID_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_HWVER_BUSY 1:1 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_HWVER_BUSY_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_HWVER_BUSY_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_HWVER_RELOAD 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_HWVER_RELOAD_INIT 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_CTKID_VALID 8:8 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_CTKID_VALID_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_CTKID_VALID_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_CTKID_BUSY 9:9 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_CTKID_BUSY_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_CTKID_BUSY_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_CTKID_RELOAD 12:12 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KFUSE_LOAD_CTL_CTKID_RELOAD_INIT 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_PR_CTKID 0x000011f0 /* R-I4R */
|
|
#define NV_CMSDEC_FALCON_PR_CTKID__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_BROM /* */
|
|
#define NV_CMSDEC_FALCON_PR_CTKID_VAL 7:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_PR_CTKID_VAL_DEF 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_BROM_FUNID 0x000011a0 /* R-I4R */
|
|
#define NV_CMSDEC_FALCON_BROM_FUNID__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_BROM_FUNID_ID 7:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_BROM_FUNID_ID_DEFT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_BROM_FUNID_ID_DECFUSEKEY 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_BROM_FUNID_ID_GENTK 0x00000002 /* R---V */
|
|
#define NV_CMSDEC_FALCON_BROM_FUNID_ID_DECMPK 0x00000003 /* R---V */
|
|
#define NV_CMSDEC_FALCON_BROM_FUNID_ID_SIGBYMPK 0x00000004 /* R---V */
|
|
#define NV_CMSDEC_FALCON_BROM_FUNID_ID_CLRMPK 0x00000005 /* R---V */
|
|
#define NV_CMSDEC_FALCON_BROM_FUNID_ID_ECDSASIGN 0x00000006 /* R---V */
|
|
#define NV_CMSDEC_FALCON_BROM_FUNID_ID_ECDSAVERIF 0x00000007 /* R---V */
|
|
#define NV_CMSDEC_FALCON_BROM_FUNID_CALLER_LVL 9:8 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_BROM_FUNID_CALLER_LVL_0 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_BROM_FUNID_CALLER_LVL_1 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_BROM_FUNID_CALLER_LVL_2 0x00000002 /* R---V */
|
|
#define NV_CMSDEC_FALCON_BROM_FUNID_CALLER_LVL_3 0x00000003 /* R---V */
|
|
#define NV_CMSDEC_FALCON_BROM_PARAADDR(i) (0x00001210+((i)*4)) /* RWI4A */
|
|
#define NV_CMSDEC_FALCON_BROM_PARAADDR__SIZE_1 1 /* */
|
|
#define NV_CMSDEC_FALCON_BROM_PARAADDR__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_BROM_PARAADDR__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_BR_PARAMS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_BROM_PARAADDR_VAL 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_PARAADDR_VAL_DEFT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE 0x000011a4 /* RW-4R */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR 7:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_SUCCESS 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_ILLFUNID 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_ILLDMEMPTR_PA_FAULT 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_ILLDMEMPTR_NOT_IN_DMEM 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_ILLDMEMPTR_NO_ENOUGH_SPACE 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_ILLDMEMPTR_VA_NOT_VALID 0x00000005 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_ILLDMEMPTR_MISALIGN_4BYTES 0x00000006 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_ILLDMEMPTR_MISALIGN_16BYTES 0x00000007 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_ILLDMEMPTR_MISALIGN_32BYTES 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_ILLDMEMPTR_OUTPUT_NOT_ALLOWED 0x00000009 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_TK_PTR_IS_NS_READABLE 0x0000000a /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_NOT_CALLED_BY_HS 0x0000000b /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_CALL_FROM_LVL0 0x0000000c /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_ILLUCODEID 0x0000000d /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_DISPOSE_MPK_FAIL 0x0000000e /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_CTKID_INVALID 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_ILLTKID 0x00000010 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_INVLDPMUK 0x00000011 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_INVLDPDUK 0x00000012 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_INVLDMPK 0x00000013 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_SIGFAIL 0x00000014 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_PDI_INVALID 0x00000015 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_LOAD_KMEM2SCP_FAIL 0x00000016 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_WRONG_PROTECTINFO 0x00000017 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_KSLT_K3_IS_0 0x00000018 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_WRONG_HEADER_NUMOF16B 0x00000019 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_WRONG_HEADER_NUMOF32B 0x0000001a /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_WRONG_HEADER_RSVD_ZEROS 0x0000001b /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_MPK_IS_VALID 0x0000001c /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_SCP_ERR 0x0000001d /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERR_ILLDMEMPTR_MISALIGN_256BYTES 0x0000001e /* RW--V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERRID 19:8 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERRID_DEFT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_FUNID 23:20 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_FUNID_DEFT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERRINFO 31:24 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_BROM_RETCODE_ERRINFO_DEFT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KMEMBASE 0x000011f4 /* R-I4R */
|
|
#define NV_CMSDEC_FALCON_KMEMBASE__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_KMEMBASE_VAL 31:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_KMEMBASE_VAL_DEF 0x02000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_KMEMC(i) (0x000011f8+((i)*4)) /* RWI4A */
|
|
#define NV_CMSDEC_FALCON_KMEMC__SIZE_1 2 /* */
|
|
#define NV_CMSDEC_FALCON_KMEMC__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_KMEM /* */
|
|
#define NV_CMSDEC_FALCON_KMEMC__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_KMEMC_OFFS 15:2 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KMEMC_OFFS_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KMEMC_OFFS_PROTINFO 0x00000400 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KMEMC_OFFS_MAX 0x000005ff /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KMEMC_AINCW 24:24 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KMEMC_AINCW_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KMEMC_AINCW_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KMEMC_AINCR 25:25 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KMEMC_AINCR_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KMEMC_AINCR_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KMEMC_ERR 28:26 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_KMEMC_ERR_SUCCESS 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_KMEMC_ERR_1 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KMEMC_ERR_2 0x00000002 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KMEMC_ERR_3 0x00000003 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KMEMC_ERR_4 0x00000004 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KMEMC_ERR_5 0x00000005 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KMEMC_ERR_6 0x00000006 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KMEMC_ERR_7 0x00000007 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KMEMD(i) (0x00001200+((i)*4)) /* RW-4A */
|
|
#define NV_CMSDEC_FALCON_KMEMD__SIZE_1 2 /* */
|
|
#define NV_CMSDEC_FALCON_KMEMD__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_KMEM /* */
|
|
#define NV_CMSDEC_FALCON_KMEMD__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_KMEMD_DATA 31:0 /* RW-VF */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL 0x00001208 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_KMEM /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL_IDX 7:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL_IDX_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL_CMD 19:16 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL_CMD_NOP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL_CMD_DISPOSE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL_CMD_LOADTO63 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL_RESULT 23:20 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL_RESULT_NOP 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL_RESULT_DISPOSE_DONE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL_RESULT_DISPOSE_FAILED_BY_RECYCLABLE_IS_0 0x00000002 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL_RESULT_DISPOSE_FAILED_BY_PRIVDISABLED 0x00000003 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL_RESULT_DISPOSE_FAILED_BY_NOTWRITEABLE 0x00000004 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL_RESULT_LOADTO63_DONE 0x00000005 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL_RESULT_LOADTO63_FAILED_BY_LOADABLE_IS_0 0x00000006 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL_RESULT_LOADTO63_FAILED_BY_PRIVDISABLED 0x00000007 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL_RESULT_LOADTO63_FAILED_BY_UCODIDMASK_IS_0 0x00000008 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL_RESULT_DISPOSE_FAILED_BY_SLOT_MASK 0x00000009 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KMEM_CTL_RESULT_LOADTO63_FAILED_BY_SLOT_MASK 0x0000000a /* R---V */
|
|
#define NV_CMSDEC_FALCON_KMEMCFG 0x0000120c /* R-I4R */
|
|
#define NV_CMSDEC_FALCON_KMEMCFG_NUMOFKSLT 15:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_KMEMCFG_NUMOFKSLT_DEFT 0x00000100 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_KMEMCFG_KSLT_LENGTH 21:16 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_KMEMCFG_KSLT_LENGTH_DEFT 0x00000010 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_KMEMCFG_PROTECTINFO_LENGTH 25:22 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_KMEMCFG_PROTECTINFO_LENGTH_DEFT 0x00000008 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_KMEMCFG_BROM_USED_SLOTS 31:26 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_KMEMCFG_BROM_USED_SLOTS_DEFT 0x00000010 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_KMEM_VALID(i) (0x00001218+((i)*4)) /* R-I4A */
|
|
#define NV_CMSDEC_FALCON_KMEM_VALID__SIZE_1 8 /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_VALID__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_KMEM /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_VALID__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_VALID_VAL 31:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_KMEM_VALID_VAL_DEFT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_KMEM_VIOLATION_CTL 0x00001238 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_KMEM_VIOLATION_CTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_VIOLATION_CTL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_KMEM_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_VIOLATION_CTL_ACT 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KMEM_VIOLATION_CTL_ACT_HALT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KMEM_VIOLATION_CTL_ACT_EXC 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_FALCON_EXCI_KMEM_VIOLATION_DBGINF 0x0000123c /* R-I4R */
|
|
#define NV_CMSDEC_FALCON_EXCI_KMEM_VIOLATION_DBGINF__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_FALCON_ONLY /* */
|
|
#define NV_CMSDEC_FALCON_EXCI_KMEM_VIOLATION_DBGINF_OP 0:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_EXCI_KMEM_VIOLATION_DBGINF_OP_READ 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_EXCI_KMEM_VIOLATION_DBGINF_OP_WRITE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_EXCI_KMEM_VIOLATION_DBGINF_MASTER_LVL 5:4 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_EXCI_KMEM_VIOLATION_DBGINF_MASTER_LVL_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_EXCI_KMEM_VIOLATION_DBGINF_MASTER_UCODID 15:8 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_EXCI_KMEM_VIOLATION_DBGINF_MASTER_UCODID_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_EXCI_KMEM_VIOLATION_DBGINF_KSLT_IDX 23:16 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_EXCI_KMEM_VIOLATION_DBGINF_KSLT_IDX_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_EXCI_KMEM_VIOLATION_DBGINF_TARGET 24:24 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_EXCI_KMEM_VIOLATION_DBGINF_TARGET_KSLT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_EXCI_KMEM_VIOLATION_DBGINF_TARGET_PROTINFO 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KMEM_SLOT_MASK 0x00001240 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_KMEM_SLOT_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_KEY /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_SLOT_MASK__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_KMEM_SLOT_MASK_VAL 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KMEM_SLOT_MASK_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KEYGLOB_CTRL 0x00001248 /* RWI4R */
|
|
#define NV_CMSDEC_FALCON_KEYGLOB_CTRL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_BROM /* */
|
|
#define NV_CMSDEC_FALCON_KEYGLOB_CTRL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_KEYGLOB_CTRL_INDEX 7:0 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_KEYGLOB_CTRL_INDEX_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_KEYGLOB_CTRL_STAT_VALID 16:16 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_KEYGLOB_CTRL_STAT_VALID_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_KEYGLOB_CTRL_STAT_VALID_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KEYGLOB_CTRL_STAT_BUSY 17:17 /* R-IVF */
|
|
#define NV_CMSDEC_FALCON_KEYGLOB_CTRL_STAT_BUSY_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_FALCON_KEYGLOB_CTRL_STAT_BUSY_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_FALCON_KEYGLOB_CTRL_STAT_RELOAD 20:20 /* RWIVF */
|
|
#define NV_CMSDEC_FALCON_KEYGLOB_CTRL_STAT_RELOAD_INIT 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_FALCON_KEYGLOB_DATA 0x0000124c /* R--4R */
|
|
#define NV_CMSDEC_FALCON_KEYGLOB_DATA__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_BROM /* */
|
|
#define NV_CMSDEC_FALCON_KEYGLOB_DATA__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_FALCON_KEYGLOB_DATA_VAL 31:0 /* R-XVF */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK 0x00001304 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK 0x00001308 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK 0x00001300 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK 0x00001314 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK 0x00001310 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK 0x00001664 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK 0x00001690 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK 0x0000130c /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK 0x00001318 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PLM /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK 0x0000131c /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_PROTECTION 3:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_PROTECTION_DEFAULT_PRIV_LEVEL 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0 0:0 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1 1:1 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2 2:2 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3 3:3 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_PROTECTION 7:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED 0x0000000f /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_PROTECTION_ONLY_LEVEL3_ENABLED 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0 4:4 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1 5:5 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2 6:6 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3 7:7 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL3_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_VIOLATION 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_VIOLATION 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_SOURCE_READ_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_BLOCKED 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_SOURCE_WRITE_CONTROL_LOWERED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_SOURCE_ENABLE 31:12 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK_SOURCE_ENABLE_ALL_SOURCES_ENABLED 0x000fffff /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQMSET 0x00001520 /* -W-4R */
|
|
#define NV_CMSDEC_RISCV_IRQMSET__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PIC /* */
|
|
#define NV_CMSDEC_RISCV_IRQMSET__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_GPTMR 0:0 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_GPTMR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_WDTMR 1:1 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_WDTMR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_MTHD 2:2 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_MTHD_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_CTXSW 3:3 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_CTXSW_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_HALT 4:4 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_HALT_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXTERR 5:5 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXTERR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_SWGEN0 6:6 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_SWGEN0_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_SWGEN1 7:7 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_SWGEN1_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXT 15:8 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXT_CTXE 8:8 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXT_CTXE_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXT_LIMITV 9:9 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXT_LIMITV_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXT_ECC 10:10 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXT_ECC_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXT_SECOND 11:11 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXT_SECOND_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXT_THERM 12:12 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXT_THERM_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXT_MISCIO 13:13 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXT_MISCIO_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXT_RTTIMER 14:14 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXT_RTTIMER_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXT_RSVD8 15:15 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_EXT_RSVD8_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_DMA 16:16 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_DMA_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_SHA 17:17 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_SHA_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_MEMERR 18:18 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_MEMERR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_ICD 22:22 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_ICD_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_IOPMP 23:23 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_IOPMP_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_CORE_MISMATCH 24:24 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMSET_CORE_MISMATCH_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR 0x00001524 /* -W-4R */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PIC /* */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_GPTMR 0:0 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_GPTMR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_WDTMR 1:1 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_WDTMR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_MTHD 2:2 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_MTHD_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_CTXSW 3:3 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_CTXSW_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_HALT 4:4 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_HALT_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXTERR 5:5 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXTERR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_SWGEN0 6:6 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_SWGEN0_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_SWGEN1 7:7 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_SWGEN1_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXT 15:8 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXT_CTXE 8:8 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXT_CTXE_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXT_LIMITV 9:9 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXT_LIMITV_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXT_ECC 10:10 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXT_ECC_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXT_SECOND 11:11 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXT_SECOND_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXT_THERM 12:12 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXT_THERM_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXT_MISCIO 13:13 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXT_MISCIO_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXT_RTTIMER 14:14 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXT_RTTIMER_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXT_RSVD8 15:15 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_EXT_RSVD8_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_DMA 16:16 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_DMA_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_SHA 17:17 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_SHA_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_MEMERR 18:18 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_MEMERR_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_ICD 22:22 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_ICD_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_IOPMP 23:23 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_IRQMCLR_IOPMP_SET 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK 0x00001528 /* R-I4R */
|
|
#define NV_CMSDEC_RISCV_IRQMASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PIC /* */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_GPTMR 0:0 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_GPTMR_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_GPTMR_SET 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_WDTMR 1:1 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_WDTMR_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_WDTMR_SET 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_MTHD 2:2 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_MTHD_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_MTHD_SET 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_CTXSW 3:3 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_CTXSW_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_CTXSW_SET 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_HALT 4:4 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_HALT_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_HALT_SET 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXTERR 5:5 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXTERR_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXTERR_SET 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_SWGEN0 6:6 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_SWGEN0_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_SWGEN0_SET 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_SWGEN1 7:7 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_SWGEN1_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_SWGEN1_SET 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT 15:8 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_CTXE 8:8 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_CTXE_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_CTXE_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_LIMITV 9:9 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_LIMITV_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_LIMITV_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_ECC 10:10 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_ECC_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_ECC_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_SECOND 11:11 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_SECOND_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_SECOND_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_THERM 12:12 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_THERM_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_THERM_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_MISCIO 13:13 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_MISCIO_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_MISCIO_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_RTTIMER 14:14 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_RTTIMER_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_RTTIMER_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_RSVD8 15:15 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_RSVD8_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_EXT_RSVD8_SET 1 /* */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_DMA 16:16 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_DMA_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_DMA_SET 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_SHA 17:17 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_SHA_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_SHA_SET 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_MEMERR 18:18 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_MEMERR_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_MEMERR_SET 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_ICD 22:22 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_ICD_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_ICD_SET 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_IOPMP 23:23 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_IOPMP_UNSET 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_IOPMP_SET 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_CORE_MISMATCH 24:24 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_CORE_MISMATCH_ENABLE 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQMASK_CORE_MISMATCH_DISABLE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST 0x0000152c /* RW-4R */
|
|
#define NV_CMSDEC_RISCV_IRQDEST__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PIC /* */
|
|
#define NV_CMSDEC_RISCV_IRQDEST__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_GPTMR 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_GPTMR_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_GPTMR_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_WDTMR 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_WDTMR_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_WDTMR_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_MTHD 2:2 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_MTHD_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_MTHD_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_CTXSW 3:3 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_CTXSW_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_CTXSW_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_HALT 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_HALT_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_HALT_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXTERR 5:5 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXTERR_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXTERR_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_SWGEN0 6:6 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_SWGEN0_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_SWGEN0_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_SWGEN1 7:7 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_SWGEN1_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_SWGEN1_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT 15:8 /* */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_CTXE 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_CTXE_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_CTXE_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_LIMITV 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_LIMITV_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_LIMITV_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_ECC 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_ECC_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_ECC_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_SECOND 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_SECOND_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_SECOND_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_THERM 12:12 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_THERM_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_THERM_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_MISCIO 13:13 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_MISCIO_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_MISCIO_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_RTTIMER 14:14 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_RTTIMER_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_RTTIMER_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_RSVD8 15:15 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_RSVD8_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_EXT_RSVD8_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_DMA 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_DMA_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_DMA_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_SHA 17:17 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_SHA_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_SHA_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_MEMERR 18:18 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_MEMERR_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_MEMERR_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_ICD 22:22 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_ICD_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_ICD_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_IOPMP 23:23 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_IOPMP_RISCV 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_IOPMP_HOST 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_CORE_MISMATCH 24:24 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_CORE_MISMATCH_RISCV 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IRQDEST_CORE_MISMATCH_HOST 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE 0x00001530 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PIC /* */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_GPTMR 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_GPTMR_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_GPTMR_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_WDTMR 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_WDTMR_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_WDTMR_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_MTHD 2:2 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_MTHD_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_MTHD_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_CTXSW 3:3 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_CTXSW_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_CTXSW_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_HALT 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_HALT_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_HALT_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXTERR 5:5 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXTERR_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXTERR_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_SWGEN0 6:6 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_SWGEN0_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_SWGEN0_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_SWGEN1 7:7 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_SWGEN1_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_SWGEN1_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT 15:8 /* */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_CTXE 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_CTXE_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_CTXE_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_LIMITV 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_LIMITV_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_LIMITV_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_ECC 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_ECC_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_ECC_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_SECOND 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_SECOND_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_SECOND_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_THERM 12:12 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_THERM_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_THERM_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_MISCIO 13:13 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_MISCIO_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_MISCIO_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_RTTIMER 14:14 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_RTTIMER_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_RTTIMER_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_RSVD8 15:15 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_RSVD8_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_EXT_RSVD8_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_DMA 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_DMA_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_DMA_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_SHA 17:17 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_SHA_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_SHA_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_MEMERR 18:18 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_MEMERR_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_MEMERR_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_ICD 22:22 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_ICD_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_ICD_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_IOPMP 23:23 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_IOPMP_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_IOPMP_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_CORE_MISMATCH 24:24 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_CORE_MISMATCH_HOST_NORMAL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQTYPE_CORE_MISMATCH_HOST_NONSTALL 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG 0x00001534 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_IRQTMR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_GPTMR 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_GPTMR_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_GPTMR_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_WDTMR 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_WDTMR_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_WDTMR_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_MTHD 2:2 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_MTHD_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_MTHD_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_CTXSW 3:3 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_CTXSW_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_CTXSW_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_HALT 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_HALT_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_HALT_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXTERR 5:5 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXTERR_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXTERR_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_SWGEN0 6:6 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_SWGEN0_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_SWGEN0_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_SWGEN1 7:7 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_SWGEN1_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_SWGEN1_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT 15:8 /* */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_CTXE 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_CTXE_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_CTXE_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_LIMITV 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_LIMITV_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_LIMITV_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_ECC 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_ECC_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_ECC_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_SECOND 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_SECOND_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_SECOND_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_THERM 12:12 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_THERM_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_THERM_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_MISCIO 13:13 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_MISCIO_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_MISCIO_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_RTTIMER 14:14 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_RTTIMER_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_RTTIMER_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_RSVD8 15:15 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_RSVD8_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_EXT_RSVD8_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_DMA 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_DMA_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_DMA_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_SHA 17:17 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_SHA_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_SHA_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_MEMERR 18:18 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_MEMERR_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_MEMERR_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_ICD 22:22 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_ICD_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_ICD_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_IOPMP 23:23 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_IOPMP_RISCV_MEIP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_IOPMP_RISCV_SEIP 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_CORE_MISMATCH 24:24 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_CORE_MISMATCH_RISCV_MEIP 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IRQDELEG_CORE_MISMATCH_RISCV_SEIP 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_BOOT_VECTOR_HI 0x00001384 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_BOOT_VECTOR_HI__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_BOOT_VECTOR_HI_VECTOR 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BOOT_VECTOR_HI_VECTOR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BOOT_VECTOR_LO 0x00001380 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_BOOT_VECTOR_LO__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_BOOTVEC_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_BOOT_VECTOR_LO_VECTOR 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BOOT_VECTOR_LO_VECTOR_INIT 0x00080000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL 0x00001388 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_CPUCTL__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_CPUCTL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_STARTCPU 0:0 /* -WIVF */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_STARTCPU_FALSE 0x00000000 /* -WI-V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_STARTCPU_TRUE 0x00000001 /* -W--V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_HALTED 4:4 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_HALTED_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_STOPPED 5:5 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_STOPPED_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_ACTIVE_STAT 7:7 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_ACTIVE_STAT_INACTIVE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_CPUCTL_ACTIVE_STAT_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG 0x00001390 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_NVCONFIG_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_WR_ALLOC_EN 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_WR_ALLOC_EN_RST 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_LD_MERGE_EN 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_LD_MERGE_EN_RST 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_ST_WAIT_CSB_ACK_EN 2:2 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_ST_WAIT_CSB_ACK_EN_RST 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_ST_WAIT_FBIF_ACK_EN 3:3 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_ST_WAIT_FBIF_ACK_EN_RST 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_VB_FWD_EN 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_VB_FWD_EN_RST 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_WRITE_BACK_EN 6:6 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_WRITE_BACK_EN_RST 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_ST_COMMIT_ISSUE_EN 7:7 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_ST_COMMIT_ISSUE_EN_RST 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_TLB_FIX_SIZE_EN 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_TLB_FIX_SIZE_EN_RST 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_SYSOP_CSR_EN 9:9 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_SYSOP_CSR_EN_RST 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_FENCE_FBFLUSH_EN 10:10 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_NVCONFIG_FENCE_FBFLUSH_EN_RST 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_CG 0x00001398 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_CG__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_RISCV_CG__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_CG_SLCG 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_CG_SLCG_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_CG_SLCG_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_CG_SLCG_DISABLED 0 /* */
|
|
#define NV_CMSDEC_RISCV_CG_SLCG_ENABLED 1 /* */
|
|
#define NV_CMSDEC_RISCV_CG_CORE_SLCG 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_CG_CORE_SLCG_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_CG_CORE_SLCG_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_CG_RSVD 31:2 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_CG_RSVD_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_CYA 0x0000139c /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_CYA__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_RISCV_CYA__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_CYA_RSVD 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_CYA_RSVD_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL 0x000013c8 /* RW-4R */
|
|
#define NV_CMSDEC_RISCV_DBGCTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_STOP 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_STOP_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_STOP_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RUN 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RUN_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RUN_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_RSVD1 2:2 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_RSVD1_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_STEP 3:3 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_STEP_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_STEP_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_J 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_J_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_J_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_EMASK 5:5 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_EMASK_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_EMASK_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RREG 6:6 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RREG_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RREG_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_WREG 7:7 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_WREG_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_WREG_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RDM 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RDM_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RDM_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_WDM 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_WDM_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_WDM_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RSTAT 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RSTAT_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RSTAT_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_IBRKPT 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_IBRKPT_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_IBRKPT_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RCSR 12:12 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RCSR_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RCSR_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_WCSR 13:13 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_WCSR_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_WCSR_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RPC 14:14 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RPC_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RPC_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RFREG 15:15 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RFREG_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_RFREG_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_WFREG 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_WFREG_DISABLE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_ICD_CMDWL_WFREG_ENABLE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_RSVD 29:17 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_RSVD_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_START_IN_ICD 30:30 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_START_IN_ICD_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_START_IN_ICD_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_SINGLE_STEP_MODE 31:31 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_SINGLE_STEP_MODE_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_SINGLE_STEP_MODE_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK 0x000013cc /* RW-4R */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_DBGCTL_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_STOP 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_STOP_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_STOP_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RUN 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RUN_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RUN_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_RSVD1 2:2 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_RSVD1_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_STEP 3:3 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_STEP_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_STEP_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_J 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_J_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_J_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_EMASK 5:5 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_EMASK_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_EMASK_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RREG 6:6 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RREG_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RREG_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_WREG 7:7 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_WREG_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_WREG_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RDM 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RDM_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RDM_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_WDM 9:9 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_WDM_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_WDM_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RSTAT 10:10 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RSTAT_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RSTAT_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_IBRKPT 11:11 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_IBRKPT_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_IBRKPT_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RCSR 12:12 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RCSR_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RCSR_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_WCSR 13:13 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_WCSR_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_WCSR_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RPC 14:14 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RPC_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RPC_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RFREG 15:15 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RFREG_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_RFREG_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_WFREG 16:16 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_WFREG_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_ICD_CMDWL_WFREG_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_RSVD 30:17 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_RSVD_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_SINGLE_STEP_MODE 31:31 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_SINGLE_STEP_MODE_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DBGCTL_LOCK_SINGLE_STEP_MODE_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD 0x000013d0 /* RW-4R */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DEBUG /* */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_OPC 4:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_OPC_STOP 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_OPC_RUN 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_OPC_STEP 0x00000005 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_OPC_J 0x00000006 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_OPC_EMASK 0x00000007 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_OPC_RREG 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_OPC_WREG 0x00000009 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_OPC_RDM 0x0000000a /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_OPC_WDM 0x0000000b /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_OPC_RSTAT 0x0000000e /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_OPC_RCSR 0x00000010 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_OPC_WCSR 0x00000011 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_OPC_RPC 0x00000012 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_OPC_RFREG 0x00000013 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_OPC_WFREG 0x00000014 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_SZ 7:6 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_SZ_B 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_SZ_HW 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_SZ_W 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_SZ_DW 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX 12:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG0 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG1 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG2 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG3 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG4 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG5 0x00000005 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG6 0x00000006 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG7 0x00000007 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG8 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG9 0x00000009 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG10 0x0000000a /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG11 0x0000000b /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG12 0x0000000c /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG13 0x0000000d /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG14 0x0000000e /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG15 0x0000000f /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG16 0x00000010 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG17 0x00000011 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG18 0x00000012 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG19 0x00000013 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG20 0x00000014 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG21 0x00000015 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG22 0x00000016 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG23 0x00000017 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG24 0x00000018 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG25 0x00000019 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG26 0x0000001a /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG27 0x0000001b /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG28 0x0000001c /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG29 0x0000001e /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG30 0x0000001e /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_REG31 0x0000001f /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_RSTAT3 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_IDX_RSTAT4 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_ERROR 14:14 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_ERROR_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_ERROR_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_BUSY 15:15 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_BUSY_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_BUSY_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_PARM 31:16 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_ICD_CMD_PARM_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_ICD_ADDR0 0x000013d4 /* RW-4R */
|
|
#define NV_CMSDEC_RISCV_ICD_ADDR0__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DEBUG /* */
|
|
#define NV_CMSDEC_RISCV_ICD_ADDR0_ADDR 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_ICD_ADDR0_ADDR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_ICD_ADDR1 0x000013d8 /* RW-4R */
|
|
#define NV_CMSDEC_RISCV_ICD_ADDR1__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DEBUG /* */
|
|
#define NV_CMSDEC_RISCV_ICD_ADDR1_ADDR 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_ICD_ADDR1_ADDR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_ICD_WDATA0 0x000013dc /* RW-4R */
|
|
#define NV_CMSDEC_RISCV_ICD_WDATA0__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DEBUG /* */
|
|
#define NV_CMSDEC_RISCV_ICD_WDATA0_DATA 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_ICD_WDATA0_DATA_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_ICD_WDATA1 0x000013e0 /* RW-4R */
|
|
#define NV_CMSDEC_RISCV_ICD_WDATA1__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DEBUG /* */
|
|
#define NV_CMSDEC_RISCV_ICD_WDATA1_DATA 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_ICD_WDATA1_DATA_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0 0x000013e4 /* R--4R */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DEBUG /* */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_DATA 31:0 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT0_ROB_FULL 0:0 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT0_IFU_INSTBUF_FULL 1:1 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT0_IFU_LINEFILL_FULL 2:2 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT0_LSU_STB_FULL 3:3 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT0_LSU_MEM_WACK_FULL 4:4 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT0_LSU_IO_WACK_FULL 5:5 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT0_LSU_LINEFILL_FULL 6:6 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT0_LSU_VICBUF_FULL 7:7 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT0_LSU_CB_FULL 8:8 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT0_ALU_RS_FULL 9:9 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT0_IMD_RS_FULL 10:10 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT0_FPU_RS_FULL 11:11 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT0_IOWR_INFLIGHT 23:16 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT0_MEMWR_INFLIGHT 31:24 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT3_SSINT 1:1 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT3_SSINT_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT3_SSINT_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT3_MSINT 3:3 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT3_MSINT_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT3_MSINT_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT3_STINT 5:5 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT3_STINT_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT3_STINT_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT3_MTINT 7:7 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT3_MTINT_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT3_MTINT_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT3_SEINT 9:9 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT3_SEINT_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT3_SEINT_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT3_MEINT 11:11 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT3_MEINT_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT3_MEINT_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT4_ICD_STATE 1:0 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT4_ICD_STATE_ACTIVE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT4_ICD_STATE_INACTIVE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT4_ICD_STATE_ICD 0x00000002 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT4_RS0 3:2 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT4_RS0_VALUE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT4_TRIGGER_HIT_INDEX 10:4 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT4_RS1 31:11 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA0_RSTAT4_RS1_VALUE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1 0x000013e8 /* R--4R */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DEBUG /* */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_DATA 31:0 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_IAMA 0:0 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_IAMA_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_IAMA_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_IFAULT 1:1 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_IFAULT_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_IFAULT_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_ILL 2:2 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_ILL_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_ILL_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_BKPT 3:3 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_BKPT_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_BKPT_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_LAMA 4:4 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_LAMA_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_LAMA_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_LFAULT 5:5 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_LFAULT_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_LFAULT_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_SAMA 6:6 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_SAMA_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_SAMA_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_SFAULT 7:7 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_SFAULT_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_SFAULT_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_UCALL 8:8 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_UCALL_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_UCALL_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_SCALL 9:9 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_SCALL_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_SCALL_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_MCALL 11:11 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_MCALL_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_MCALL_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_IPFAULT 12:12 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_IPFAULT_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_IPFAULT_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_LPFAULT 13:13 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_LPFAULT_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_LPFAULT_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_SPFAULT 15:15 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_SPFAULT_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_SPFAULT_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_U_SINGLE_STEP 28:28 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_U_SINGLE_STEP_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_U_SINGLE_STEP_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_S_SINGLE_STEP 29:29 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_S_SINGLE_STEP_ENTER_ICD 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT3_S_SINGLE_STEP_EXPT 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT4_RS 31:0 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_ICD_RDATA1_RSTAT4_RS_VALUE 0x00000000 /* R---V */
|
|
#define NV_CMSDEC_RISCV_RPC 0x000013ec /* R--4R */
|
|
#define NV_CMSDEC_RISCV_RPC__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DEBUG /* */
|
|
#define NV_CMSDEC_RISCV_RPC_PC_LO 31:0 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_RSTAT0 0x000013f0 /* R--4R */
|
|
#define NV_CMSDEC_RISCV_RSTAT0__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DEBUG /* */
|
|
#define NV_CMSDEC_RISCV_RSTAT0_ROB_FULL 0:0 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_RSTAT0_IFU_INSTBUF_FULL 1:1 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_RSTAT0_IFU_LINEFILL_FULL 2:2 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_RSTAT0_LSU_STB_FULL 3:3 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_RSTAT0_LSU_MEM_WACK_FULL 4:4 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_RSTAT0_LSU_IO_WACK_FULL 5:5 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_RSTAT0_LSU_LINEFILL_FULL 6:6 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_RSTAT0_LSU_VICBUF_FULL 7:7 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_RSTAT0_LSU_CB_FULL 8:8 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_RSTAT0_ALU_RS_FULL 9:9 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_RSTAT0_IMD_RS_FULL 10:10 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_RSTAT0_FPU_RS_FULL 11:11 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_RSTAT0_IOWR_INFLIGHT 23:16 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_RSTAT0_MEMWR_INFLIGHT 31:24 /* R--VF */
|
|
#define NV_CMSDEC_RISCV_TRACECTL 0x00001400 /* RW-4R */
|
|
#define NV_CMSDEC_RISCV_TRACECTL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_RISCV_TRACECTL__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_LOW_THSHD 7:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_LOW_THSHD_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_HIGH_THSHD 15:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_HIGH_THSHD_INIT 0x000000ff /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_UMODE_ENABLE 20:20 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_UMODE_ENABLE_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_UMODE_ENABLE_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_SMODE_ENABLE 21:21 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_SMODE_ENABLE_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_SMODE_ENABLE_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_MMODE_ENABLE 23:23 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_MMODE_ENABLE_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_MMODE_ENABLE_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_MODE 25:24 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_MODE_FULL 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_MODE_REDUCED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_MODE_STACK 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_BELOW_LO 27:27 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_BELOW_LO_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_ABOVE_HI 28:28 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_ABOVE_HI_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_INTR_ENABLE 29:29 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_INTR_ENABLE_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_INTR_ENABLE_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_FULL 30:30 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_FULL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_EMPTY 31:31 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACECTL_EMPTY_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACE_RDIDX 0x00001404 /* RW-4R */
|
|
#define NV_CMSDEC_RISCV_TRACE_RDIDX__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DEBUG /* */
|
|
#define NV_CMSDEC_RISCV_TRACE_RDIDX__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_TRACE_RDIDX_RDIDX 7:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACE_RDIDX_RDIDX_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACE_RDIDX_RSVD0 15:8 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_TRACE_RDIDX_RSVD0_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_TRACE_RDIDX_MAXIDX 23:16 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_TRACE_RDIDX_MAXIDX_INIT 0x0000003f /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_TRACE_RDIDX_RSVD1 31:24 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_TRACE_RDIDX_RSVD1_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_TRACE_WTIDX 0x00001408 /* RW-4R */
|
|
#define NV_CMSDEC_RISCV_TRACE_WTIDX__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DEBUG /* */
|
|
#define NV_CMSDEC_RISCV_TRACE_WTIDX__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_TRACE_WTIDX_WTIDX 31:24 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACE_WTIDX_WTIDX_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACE_WTIDX_RSVD1 23:0 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_TRACE_WTIDX_RSVD1_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_TRACEPC_HI 0x00001410 /* RW-4R */
|
|
#define NV_CMSDEC_RISCV_TRACEPC_HI__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DEBUG /* */
|
|
#define NV_CMSDEC_RISCV_TRACEPC_HI__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_TRACEPC_HI_PC 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACEPC_HI_PC_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_TRACEPC_LO 0x0000140c /* RW-4R */
|
|
#define NV_CMSDEC_RISCV_TRACEPC_LO__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_DEBUG /* */
|
|
#define NV_CMSDEC_RISCV_TRACEPC_LO__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_TRACEBUF_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_TRACEPC_LO_PC 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_TRACEPC_LO_PC_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_MTIMECMP_HI 0x000013c4 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_MTIMECMP_HI__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_RISCV_MTIMECMP_HI__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_MTIMECMP_HI_VALUE 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_MTIMECMP_HI_VALUE_INIT 0xffffffff /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_MTIMECMP_LO 0x000013c0 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_MTIMECMP_LO__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_RISCV_MTIMECMP_LO__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_MTIMECMP_LO_VALUE 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_MTIMECMP_LO_VALUE_INIT 0xffffffff /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS 0x00001394 /* R-I4R */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_IRQ_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS_S_SOFTWARE_INTR 5:5 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS_S_SOFTWARE_INTR_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS_S_EXTERNAL_INTR 4:4 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS_S_EXTERNAL_INTR_INT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS_S_TIMER_INTR 3:3 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS_S_TIMER_INTR_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS_SOFTWARE_INTR 2:2 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS_SOFTWARE_INTR_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS_M_SOFTWARE_INTR 2:2 /* */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS_M_SOFTWARE_INTR_INIT 0 /* */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS_EXTERNAL_INTR 1:1 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS_EXTERNAL_INTR_INT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS_M_EXTERNAL_INTR 1:1 /* */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS_M_EXTERNAL_INTR_INT 0 /* */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS_TIMER_INTR 0:0 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS_TIMER_INTR_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS_M_TIMER_INTR 0:0 /* */
|
|
#define NV_CMSDEC_RISCV_INTR_STATUS_M_TIMER_INTR_INIT 0 /* */
|
|
#define NV_CMSDEC_RISCV_MSIP 0x0000138c /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_MSIP__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_RISCV_MSIP__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_MSIP_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_MSIP_VLD 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_MSIP_VLD_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_MSIP_VLD_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_STAT 0x00001500 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_STAT__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PIC /* */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_STAT__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_STAT_VALID 31:31 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_STAT_VALID_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_STAT_VALID_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_STAT_RESERVED 30:0 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_STAT_RESERVED_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_INFO 0x00001504 /* R-I4R */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_INFO__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PIC /* */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_INFO__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_INFO_ERROR_INFO 31:0 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_INFO_ERROR_INFO_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_ADDR 0x00001508 /* R-I4R */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_ADDR__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PIC /* */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_ADDR__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_ADDR_ADDR 31:0 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_ADDR_ADDR_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_ADDR_HI 0x0000150c /* R-I4R */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_ADDR_HI__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PIC /* */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_ADDR_HI__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_ADDR_HI_ADDR 31:0 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_PRIV_ERR_ADDR_HI_ADDR_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_HUB_ERR_STAT 0x00001510 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_HUB_ERR_STAT__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_PIC /* */
|
|
#define NV_CMSDEC_RISCV_HUB_ERR_STAT__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_EXE_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_HUB_ERR_STAT_VALID 31:31 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_HUB_ERR_STAT_VALID_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_HUB_ERR_STAT_VALID_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_HUB_ERR_STAT_RESERVED 30:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_HUB_ERR_STAT_RESERVED_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IROM_PATCH_CAM_INDEX 0x00001590 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_IROM_PATCH_CAM_INDEX__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_ROM_PATCH /* */
|
|
#define NV_CMSDEC_RISCV_IROM_PATCH_CAM_INDEX_INDEX 4:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IROM_PATCH_CAM_INDEX_INDEX_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IROM_PATCH_CAM_ADDR_VALID 0x00001594 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_IROM_PATCH_CAM_ADDR_VALID__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_ROM_PATCH /* */
|
|
#define NV_CMSDEC_RISCV_IROM_PATCH_CAM_ADDR_VALID_ADDR 17:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IROM_PATCH_CAM_ADDR_VALID_ADDR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IROM_PATCH_CAM_ADDR_VALID_VALID 31:31 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IROM_PATCH_CAM_ADDR_VALID_VALID_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IROM_PATCH_CAM_DATA 0x00001598 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_IROM_PATCH_CAM_DATA__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_ROM_PATCH /* */
|
|
#define NV_CMSDEC_RISCV_IROM_PATCH_CAM_DATA_DATA 15:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IROM_PATCH_CAM_DATA_DATA_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IROM_PATCH_SECURE 0x0000159c /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_IROM_PATCH_SECURE__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_ROM_PATCH /* */
|
|
#define NV_CMSDEC_RISCV_IROM_PATCH_SECURE_IPATCH_LOCK 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IROM_PATCH_SECURE_IPATCH_LOCK_INIT 0x00000001 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_INDEX 0x000015b0 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_IOPMP_INDEX__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_IOPMP /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_INDEX__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_INDEX_VAL 4:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IOPMP_INDEX_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG 0x000015b4 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_IOPMP /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_READ 0:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_READ_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_READ_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_WRITE 1:1 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_WRITE_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_WRITE_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_MASTER 15:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_MASTER_ALL_MASTERS_ENABLED 0x00000ff7 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_MASTER_FBDMA 4:4 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_MASTER_FBDMA_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_MASTER_FBDMA_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_MASTER_CPDMA 5:5 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_MASTER_CPDMA_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_MASTER_CPDMA_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_MASTER_SHA 6:6 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_MASTER_SHA_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_MASTER_SHA_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_MASTER_PMB(i) (8+(i)):(8+(i)) /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_MASTER_PMB__SIZE_1 8 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_MASTER_PMB_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_MASTER_PMB_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_LOCK 31:31 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_LOCK_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_CFG_LOCK_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ADDR_HI 0x000015bc /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ADDR_HI__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_IOPMP /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ADDR_HI__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ADDR_HI_VAL 28:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ADDR_HI_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ADDR_LO 0x000015b8 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ADDR_LO__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_IOPMP /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ADDR_LO__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ADDR_LO_VAL 31:0 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ADDR_LO_ABOVE1K 31:7 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ADDR_LO_ABOVE1K_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ADDR_LO_1K 6:0 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ADDR_LO_1K_INIT 0x0000007f /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_MODE(i) (0x000015c0+((i)*4)) /* RWI4A */
|
|
#define NV_CMSDEC_RISCV_IOPMP_MODE__SIZE_1 2 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_MODE__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_IOPMP /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_MODE__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_MODE_VAL 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IOPMP_MODE_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_MODE_VAL_ENTRY(i) (1+2*(i)):(2*(i)) /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_MODE_VAL_ENTRY__SIZE_1 16 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_MODE_VAL_ENTRY_OFF 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_MODE_VAL_ENTRY_NAPOT 0x00000003 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_STAT 0x000015e0 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_STAT__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_IOPMP /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_STAT__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_STAT_VALID 31:31 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_STAT_VALID_TURE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_STAT_VALID_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO 0x000015e4 /* R-I4R */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_IOPMP /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO_MASTER 3:0 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO_MASTER_FBDMA 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO_MASTER_CPDMA 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO_MASTER_SHA 0x00000002 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO_MASTER_PMB0 0x00000004 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO_MASTER_PMB1 0x00000005 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO_MASTER_PMB2 0x00000006 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO_MASTER_PMB3 0x00000007 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO_MASTER_PMB4 0x00000008 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO_MASTER_PMB5 0x00000009 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO_MASTER_PMB6 0x0000000a /* R---V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO_MASTER_PMB7 0x0000000b /* R---V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO_READ 4:4 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO_READ_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO_READ_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO_ENTRY 21:16 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_INFO_ENTRY_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_ADDR_HI 0x000015ec /* R-I4R */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_ADDR_HI__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_IOPMP /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_ADDR_HI__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_ADDR_HI_ADDR 31:0 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_ADDR_HI_ADDR_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_ADDR_LO 0x000015e8 /* R-I4R */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_ADDR_LO__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_IOPMP /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_ADDR_LO__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_ADDR_LO_ADDR 31:0 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_ADDR_LO_ADDR_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_CAPEN 0x000015f0 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_CAPEN__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_IOPMP /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_CAPEN__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_CAPEN_MASTER 11:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_CAPEN_MASTER_ALL_MASTERS_ENABLED 0x00000fff /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_CAPEN_MASTER_FBDMA 0:0 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_CAPEN_MASTER_FBDMA_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_CAPEN_MASTER_FBDMA_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_CAPEN_MASTER_CPDMA 1:1 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_CAPEN_MASTER_CPDMA_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_CAPEN_MASTER_CPDMA_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_CAPEN_MASTER_SHA 2:2 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_CAPEN_MASTER_SHA_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_CAPEN_MASTER_SHA_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_CAPEN_MASTER_PMB(i) (4+(i)):(4+(i)) /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_CAPEN_MASTER_PMB__SIZE_1 8 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_CAPEN_MASTER_PMB_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_IOPMP_ERR_CAPEN_MASTER_PMB_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFMOFFS 0x00001570 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFMOFFS__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SCP /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFMOFFS__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFMOFFS_OFFS 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFMOFFS_OFFS_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD 0x00001574 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SCP /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_SUPPRESS 2:2 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_SUPPRESS_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_SUPPRESS_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_SHORTCUT 3:3 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_SHORTCUT_DISABLE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_SHORTCUT_ENABLE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_IMEM 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_IMEM_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_IMEM_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_WRITE 5:5 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_WRITE_FALSE 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_WRITE_TRUE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_GPR 8:6 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_GPR_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_SIZE 8:6 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_SIZE_16B 2 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_SIZE_32B 3 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_SIZE_64B 4 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_SIZE_128B 5 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_SIZE_256B 6 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_CCI_EX 15:15 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_CCI_EX_SCPDMA 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_CCI_EX_CCI 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_CCI_CMD 31:16 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_CCI_CMD_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_RY 19:16 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_RX_OR_IMM 25:20 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE 31:26 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_NOP 0 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_MOV 1 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_PUSH 2 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_FETCH 3 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_RAND 4 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_LOAD_TRACE0 5 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_LOOP_TRACE0 6 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_LOAD_TRACE1 7 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_LOOP_TRACE1 8 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_CHMOD 10 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_XOR 11 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_ADD 12 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_AND 13 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_BSWAP 14 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_CMAC_SK 15 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_SECRET 16 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_KEY 17 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_RKEY10 18 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_RKEY1 19 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_ENCRYPT 20 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_DECRYPT 21 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_COMPARE_SIG 22 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_ENCRYPT_SIG 23 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMATRFCMD_OPCODE_FORGET_SIG 24 /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMAPOLL 0x00001578 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_SCPDMAPOLL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_SCP /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMAPOLL__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_SCPDMAPOLL_DMA_ACTIVE 0:0 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_SCPDMAPOLL_DMA_ACTIVE_IDLE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_SCPDMAPOLL_DMA_ACTIVE_ACTIVE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_SCPDMAPOLL_ERROR_CLR 4:4 /* -WXVF */
|
|
#define NV_CMSDEC_RISCV_SCPDMAPOLL_ERROR_CODE 9:8 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_SCPDMAPOLL_ERROR_CODE_NO_ERROR 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_SCPDMAPOLL_ERROR_CODE_NOT_SIZE_ALIGNED 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_SCPDMAPOLL_ERROR_CODE_SECRET_NOT_ALLOWED 0x00000002 /* R---V */
|
|
#define NV_CMSDEC_RISCV_SCPDMAPOLL_WCOUNT 19:16 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_SCPDMAPOLL_WCOUNT_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_SCPDMAPOLL_RCOUNT 23:20 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_SCPDMAPOLL_RCOUNT_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_SCPDMAPOLL_REQQ_NUM 27:24 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_SCPDMAPOLL_REQQ_NUM_INIT 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_SCPDMAPOLL_REQQ_DEPTH 31:28 /* R-XVF */
|
|
#define NV_CMSDEC_RISCV_SCP_SECRET_MASK(i) (0x00001580+((i)*4)) /* RWI4A */
|
|
#define NV_CMSDEC_RISCV_SCP_SECRET_MASK__SIZE_1 2 /* */
|
|
#define NV_CMSDEC_RISCV_SCP_SECRET_MASK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_KEY /* */
|
|
#define NV_CMSDEC_RISCV_SCP_SECRET_MASK__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_SCP_SECRET_MASK_VAL 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_SCP_SECRET_MASK_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_SCP_SECRET_MASK_LOCK(i) (0x00001588+((i)*4)) /* RWI4A */
|
|
#define NV_CMSDEC_RISCV_SCP_SECRET_MASK_LOCK__SIZE_1 2 /* */
|
|
#define NV_CMSDEC_RISCV_SCP_SECRET_MASK_LOCK__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_KEY /* */
|
|
#define NV_CMSDEC_RISCV_SCP_SECRET_MASK_LOCK__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_SCP_SECRET_MASK_LOCK_VAL 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_SCP_SECRET_MASK_LOCK_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE 0x0000165c /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_RESULT 1:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_RESULT_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_RESULT_RUNNING 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_RESULT_FAIL 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_RESULT_PASS 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_PHASE 7:2 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_PHASE_ENTRY 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_PHASE_INIT_DEVICE 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_PHASE_LOAD_PUBLIC_KEY 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_PHASE_LOAD_PKC_BOOT_PARAM 0x00000003 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_PHASE_SHA_MANIFEST 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_PHASE_VERIFY_MANIFEST_SIGNATURE 0x00000005 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_PHASE_DECRYPT_MANIFEST 0x00000006 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_PHASE_SANITIZE_MANIFEST 0x00000007 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_PHASE_LOAD_FMC 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_PHASE_VERIFY_FMC_DIGEST 0x00000009 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_PHASE_DECRYPT_FMC 0x0000000a /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_PHASE_DECRYPT_FUSEKEY 0x0000000b /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_PHASE_REVOKE_RESOURCE 0x0000000c /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_PHASE_CONFIGURE_FMC_ENV 0x0000000d /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME 17:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_DMA_FB_ADDRESS_ERROR 0x00000020 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_DMA_NACK_ERROR 0x00000021 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_SHA_ACQUIRE_MUTEX_ERROR 0x00000040 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_SHA_EXECUTION_ERROR 0x00000041 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_DIO_READ_ERROR 0x00000060 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_DIO_WRITE_ERROR 0x00000061 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_SE_PDI_INVALID_ERROR 0x00000080 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_SE_PKEYHASH_INVALID_ERROR 0x00000081 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_SW_PKEY_DIGEST_ERROR 0x00000082 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_SE_PKA_RETURN_CODE_ERROR 0x00000083 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_SCP_LOAD_SECRET_ERROR 0x000000a0 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_SCP_TRAPPED_DMA_NOT_ALIGNED_ERROR 0x000000a1 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_MANIFEST_CODE_SIZE_ERROR 0x000000c0 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_MANIFEST_CORE_PMP_RESERVATION_ERROR 0x000000c1 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_MANIFEST_DATA_SIZE_ERROR 0x000000c2 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_MANIFEST_DEVICEMAP_BR_UNLOCK_ERROR 0x000000c3 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_MANIFEST_FAMILY_ID_ERROR 0x000000c4 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_MANIFEST_MSPM_VALUE_ERROR 0x000000c5 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_MANIFEST_PAD_INFO_MASK_ERROR 0x000000c6 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_MANIFEST_REG_PAIR_ADDRESS_ERROR 0x000000c7 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_MANIFEST_REG_PAIR_ENTRY_NUM_ERROR 0x000000c8 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_MANIFEST_SECRET_MASK_ERROR 0x000000c9 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_MANIFEST_SECRET_MASK_LOCK_ERROR 0x000000ca /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_MANIFEST_SIGNATURE_ERROR 0x000000cb /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_MANIFEST_UCODE_ID_ERROR 0x000000cc /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_MANIFEST_UCODE_VERSION_ERROR 0x000000cd /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_FMC_DIGEST_ERROR 0x000000e0 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_FUSEKEY_BAD_HEADER_ERROR 0x00000100 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_FUSEKEY_KEYGLOB_INVALID_ERROR 0x00000101 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_FUSEKEY_PROTECT_INFO_ERROR 0x00000102 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_FUSEKEY_SIGNATURE_ERROR 0x00000103 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_KMEM_DISPOSE_KSLOT_ERROR 0x00000120 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_KMEM_KEY_SLOT_K3_ERROR 0x00000121 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_KMEM_LOAD_KSLOT2SCP_ERROR 0x00000122 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_KMEM_READ_ERROR 0x00000123 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_KMEM_WRITE_ERROR 0x00000124 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_IOPMP_ERROR 0x00000141 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_MMIO_ERROR 0x00000142 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_SYNDROME_OK 0x000003ff /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_INFO 31:18 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_INFO_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_INFO_DMA_WAIT_FOR_IDLE_HANG 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_INFO_SHA_HANG 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_INFO_DIO_READ_HANG 0x00000004 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_INFO_DIO_WAIT_FREE_ENTRY_HANG 0x00000008 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_INFO_DIO_WRITE_HANG 0x00000010 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_INFO_SE_ACQUIRE_MUTEX_HANG 0x00000020 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_INFO_SE_PDI_LOAD_HANG 0x00000040 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_INFO_SE_PKEYHASH_LOAD_HANG 0x00000080 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_INFO_PKA_POLL_RESULT_HANG 0x00000100 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_INFO_SCP_PIPELINE_RESET_HANG 0x00000200 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_INFO_TRAPPED_DMA_HANG 0x00000400 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_INFO_FUSEKEY_KEYGLOB_LOAD_HANG 0x00000800 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_RETCODE_INFO_KMEM_CMD_EXECUTE_HANG 0x00001000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_PRIV_LOCKDOWN 0x00001660 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_BR_PRIV_LOCKDOWN__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_MMODE /* */
|
|
#define NV_CMSDEC_RISCV_BR_PRIV_LOCKDOWN__PRIV_LEVEL_MASK NV_CMSDEC_FALCON_NO_ACCESS_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_BR_PRIV_LOCKDOWN_LOCK 0:0 /* RW-VF */
|
|
#define NV_CMSDEC_RISCV_BR_PRIV_LOCKDOWN_LOCK_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_PRIV_LOCKDOWN_LOCK_UNLOCKED 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BR_PRIV_LOCKDOWN_LOCK_INIT_DEBUGDIS_FALSE_CORESELECT_FALSE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_BR_PRIV_LOCKDOWN_LOCK_INIT_DEBUGDIS_FALSE_CORESELECT_TRUE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BR_PRIV_LOCKDOWN_LOCK_INIT_DEBUGDIS_TRUE_CORESELECT_FALSE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BR_PRIV_LOCKDOWN_LOCK_INIT_DEBUGDIS_TRUE_CORESELECT_TRUE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_BCR_CTRL 0x00001668 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_BCR_CTRL__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_BROM /* */
|
|
#define NV_CMSDEC_RISCV_BCR_CTRL__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_BCR_CTRL_VALID 0:0 /* R-IVF */
|
|
#define NV_CMSDEC_RISCV_BCR_CTRL_VALID_TRUE 0x00000001 /* R---V */
|
|
#define NV_CMSDEC_RISCV_BCR_CTRL_VALID_FALSE 0x00000000 /* R-I-V */
|
|
#define NV_CMSDEC_RISCV_BCR_CTRL_CORE_SELECT 4:4 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_CTRL_CORE_SELECT_FALCON 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_CTRL_CORE_SELECT_RISCV 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_CTRL_BRFETCH 8:8 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_CTRL_BRFETCH_TRUE 0x00000001 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_CTRL_BRFETCH_FALSE 0x00000000 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG 0x0000166c /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_BROM /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_TARGET 1:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_TARGET_LOCAL_FB 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_TARGET_COHERENT_SYSMEM 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_TARGET_NONCOHERENT_SYSMEM 0x00000002 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_LOCK 31:31 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_LOCK_UNLOCKED 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_LOCK_LOCKED 0x00000001 /* RW--V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC 0x00001694 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_BROM /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_BCR_DMACFG_SEC_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_WPRID 1:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_DMACFG_SEC_WPRID_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PKCPARAM_LO 0x00001670 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PKCPARAM_LO__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_BROM /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PKCPARAM_LO__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PKCPARAM_LO_VAL 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PKCPARAM_LO_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PKCPARAM_HI 0x00001674 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PKCPARAM_HI__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_BROM /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PKCPARAM_HI__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PKCPARAM_HI_VAL 6:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PKCPARAM_HI_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCCODE_LO 0x00001678 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCCODE_LO__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_BROM /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCCODE_LO__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCCODE_LO_VAL 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCCODE_LO_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCCODE_HI 0x0000167c /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCCODE_HI__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_BROM /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCCODE_HI__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCCODE_HI_VAL 6:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCCODE_HI_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCDATA_LO 0x00001680 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCDATA_LO__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_BROM /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCDATA_LO__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCDATA_LO_VAL 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCDATA_LO_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCDATA_HI 0x00001684 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCDATA_HI__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_BROM /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCDATA_HI__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCDATA_HI_VAL 6:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_FMCDATA_HI_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PUBKEY_LO 0x00001688 /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PUBKEY_LO__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_BROM /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PUBKEY_LO__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PUBKEY_LO_VAL 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PUBKEY_LO_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PUBKEY_HI 0x0000168c /* RWI4R */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PUBKEY_HI__DEVICE_MAP NV_CMSDEC_DEVICE_MAP_GROUP_BROM /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PUBKEY_HI__PRIV_LEVEL_MASK NV_CMSDEC_RISCV_BCR_PRIV_LEVEL_MASK /* */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PUBKEY_HI_VAL 6:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_BCR_DMAADDR_PUBKEY_HI_VAL_INIT 0x00000000 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVMMODE(i) (0x00001610+((i)*8)) /* RWI4A */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVMMODE__SIZE_1 4 /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVMMODE_VAL 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVMMODE_VAL_INIT 0x33333333 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVMMODE_READ(i) (0+4*(i)):(0+4*(i)) /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVMMODE_READ__SIZE_1 8 /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVMMODE_READ_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVMMODE_READ_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVMMODE_WRITE(i) (1+4*(i)):(1+4*(i)) /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVMMODE_WRITE__SIZE_1 8 /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVMMODE_WRITE_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVMMODE_WRITE_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVMMODE_LOCK(i) (3+4*(i)):(3+4*(i)) /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVMMODE_LOCK__SIZE_1 8 /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVMMODE_LOCK_LOCKED 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVMMODE_LOCK_UNLOCKED 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVSUBMMODE(i) (0x00001614+((i)*8)) /* RWI4A */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVSUBMMODE__SIZE_1 4 /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVSUBMMODE_VAL 31:0 /* RWIVF */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVSUBMMODE_VAL_INIT 0x33333333 /* RWI-V */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVSUBMMODE_READ(i) (0+4*(i)):(0+4*(i)) /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVSUBMMODE_READ__SIZE_1 8 /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVSUBMMODE_READ_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVSUBMMODE_READ_DISABLE 0x00000000 /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVSUBMMODE_WRITE(i) (1+4*(i)):(1+4*(i)) /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVSUBMMODE_WRITE__SIZE_1 8 /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVSUBMMODE_WRITE_ENABLE 0x00000001 /* */
|
|
#define NV_CMSDEC_RISCV_DEVICEMAP_RISCVSUBMMODE_WRITE_DISABLE 0x00000000 /* */
|
|
|
|
|
|
#endif //
|