Franscobec/gddr6
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

switch from bar0 in tables to using probed bar0 pcie values #1

Browse Source
This commit is contained in:
Ole Algoritme
2023-05-02 21:34:02 +02:00
parent e37d296b9a
commit 86bd460b20
2 changed files with 76 additions and 80 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@@ -1,5 +1,7 @@
## GDDR6(X) GPU Memory Temperature reader for linux
Reads GDDR6 VRAM memory temperature from an NVIDIA GPU.
These findings are based on reverse engineering of the NVIDIA GPU Linux driver.
## Needs:
- libpciaccess-dev and libpci-dev

18
gddr6.c
View File

@@ -37,13 +37,12 @@ struct device
// device table
static const struct device dev_table[] =
struct device dev_table[] =
{
{ .bar0 = 0xEC000000, .offset = 0x0000E2A8, .dev_id = 0x2684, .vram = "GDDR6X", .arch = "AD102", .name = "RTX 4090" },
{ .bar0 = 0xFB000000, .offset = 0x0000E2A8, .dev_id = 0x2204, .vram = "GDDR6X", .arch = "GA102", .name = "RTX 3090" },
{ .bar0 = 0xFA000000, .offset = 0x0000E2A8, .dev_id = 0x2204, .vram = "GDDR6X", .arch = "GA102", .name = "RTX 3090" },
{ .bar0 = 0xFB000000, .offset = 0x0000EE50, .dev_id = 0x2484, .vram = "GDDR6", .arch = "GA104", .name = "RTX 3070" },
{ .bar0 = 0xFB000000, .offset = 0x0000EE50, .dev_id = 0x2488, .vram = "GDDR6", .arch = "GA104", .name = "RTX 3070-LHR" },
{ .offset = 0x0000E2A8, .dev_id = 0x2684, .vram = "GDDR6X", .arch = "AD102", .name = "RTX 4090" },
{ .offset = 0x0000E2A8, .dev_id = 0x2204, .vram = "GDDR6X", .arch = "GA102", .name = "RTX 3090" },
{ .offset = 0x0000EE50, .dev_id = 0x2484, .vram = "GDDR6", .arch = "GA104", .name = "RTX 3070" },
{ .offset = 0x0000EE50, .dev_id = 0x2488, .vram = "GDDR6", .arch = "GA104", .name = "RTX 3070-LHR" },
};
@@ -107,12 +106,7 @@ struct device *pci_detect_dev(void)
if (pci_dev->device_id == dev_table[i].dev_id)
{
device = (struct device *) &dev_table[i];
if (pci_dev->base_addr[0] != device->bar0)
{
device->bar0 = pci_dev->base_addr[0];
}
device->bar0 = (pci_dev->base_addr[0] & 0xFFFFFFFF);
break;
}
}