first commit
This commit is contained in:
260
include/ampere/ga102/global_access_map_reglist.h
Normal file
260
include/ampere/ga102/global_access_map_reglist.h
Normal file
@@ -0,0 +1,260 @@
|
||||
|
||||
#include <dev_graphics_nobundle.h>
|
||||
#include <dev_ltc.h>
|
||||
|
||||
#ifndef ACCESS_MAP_REGISTER
|
||||
#define ACCESS_MAP_REGISTER(name)
|
||||
#endif
|
||||
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_CWD_PARTITION_CTL)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_CWD_PARTITION_DATA)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_DS_DEBUG)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_DS_TGA_CONSTRAINTLOGIC_ALPHA)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_DS_TGA_CONSTRAINTLOGIC_BETA)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_FE_GFXP_WFI_TIMEOUT)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPC0_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPC0_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPC0_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPC0_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPC0_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPC1_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPC1_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPC1_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPC1_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPC1_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPC2_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPC2_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPC2_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPC2_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPC2_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPCS_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPCS_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPCS_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPCS_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_PPCS_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_SWDX_RM_SPILL_BUFFER_ADDR)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC0_SWDX_RM_SPILL_BUFFER_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPC0_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPC0_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPC0_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPC0_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPC0_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPC1_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPC1_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPC1_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPC1_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPC1_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPC2_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPC2_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPC2_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPC2_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPC2_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPCS_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPCS_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPCS_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPCS_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_PPCS_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_SWDX_RM_SPILL_BUFFER_ADDR)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC1_SWDX_RM_SPILL_BUFFER_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPC0_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPC0_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPC0_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPC0_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPC0_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPC1_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPC1_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPC1_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPC1_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPC1_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPC2_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPC2_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPC2_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPC2_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPC2_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPCS_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPCS_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPCS_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPCS_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_PPCS_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_SWDX_RM_SPILL_BUFFER_ADDR)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC2_SWDX_RM_SPILL_BUFFER_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPC0_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPC0_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPC0_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPC0_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPC0_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPC1_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPC1_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPC1_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPC1_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPC1_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPC2_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPC2_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPC2_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPC2_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPC2_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPCS_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPCS_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPCS_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPCS_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_PPCS_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_SWDX_RM_SPILL_BUFFER_ADDR)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC3_SWDX_RM_SPILL_BUFFER_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPC0_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPC0_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPC0_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPC0_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPC0_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPC1_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPC1_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPC1_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPC1_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPC1_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPC2_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPC2_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPC2_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPC2_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPC2_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPCS_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPCS_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPCS_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPCS_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_PPCS_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_SWDX_RM_SPILL_BUFFER_ADDR)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC4_SWDX_RM_SPILL_BUFFER_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPC0_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPC0_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPC0_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPC0_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPC0_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPC1_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPC1_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPC1_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPC1_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPC1_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPC2_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPC2_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPC2_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPC2_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPC2_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPCS_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPCS_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPCS_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPCS_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_PPCS_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_SWDX_RM_SPILL_BUFFER_ADDR)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC5_SWDX_RM_SPILL_BUFFER_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPC0_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPC0_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPC0_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPC0_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPC0_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPC1_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPC1_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPC1_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPC1_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPC1_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPC2_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPC2_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPC2_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPC2_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPC2_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPCS_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPCS_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPCS_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPCS_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_PPCS_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_SWDX_RM_SPILL_BUFFER_ADDR)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPC6_SWDX_RM_SPILL_BUFFER_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_GCC_RM_PAGEPOOL)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_GCC_RM_PAGEPOOL_BASE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_GCC_RM_RTV_CB_BASE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_GPM_PD_CONFIG)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPC0_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPC0_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPC0_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPC0_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPC0_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPC1_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPC1_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPC1_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPC1_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPC1_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPC2_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPC2_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPC2_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPC2_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPC2_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPCS_CBM_ALPHA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPCS_CBM_ALPHA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPCS_CBM_BETA_CB_CTRL)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPCS_CBM_BETA_CB_OFFSET)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPCS_CBM_BETA_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPCS_CBM_BETA_STEADY_STATE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_PPCS_PES_VSC_VPC)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SETUP_RM_ATTRIB_CB_BASE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_BETA_CB_CTRL)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_CONST_LIMITS_TS_OFF)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_CONST_LIMITS_TS_ON)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_RM_BUNDLE_CB_BASE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_RM_BUNDLE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_RM_SPILL_BUFFER_ADDR)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_RM_SPILL_BUFFER_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(0))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(1))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(10))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(11))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(12))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(13))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(14))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(15))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(16))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(17))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(18))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(19))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(2))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(20))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(3))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(4))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(5))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(6))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(7))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(8))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_SWDX_TC_BETA_CB_SIZE(9))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_TPCS_MPC_VTG_CB_GLOBAL_BASE_ADDR)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_TPCS_MPC_VTG_DEBUG)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_TPCS_PE_PIN_CB_GLOBAL_BASE_ADDR)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_TPCS_PE_VAF)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_TPCS_TEX_RM_CB_0)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_GPCS_TPCS_TEX_RM_CB_1)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_PD_AB_DIST_CONFIG_0)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_PD_AB_DIST_CONFIG_1)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_PD_AB_DIST_CONFIG_2)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_PD_CONST_LIMITS)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SCC_RM_BUNDLE_CB_BASE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SCC_RM_BUNDLE_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SCC_RM_GFXP_RESERVE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SCC_RM_PAGEPOOL)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SCC_RM_PAGEPOOL_BASE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SCC_RM_RTV_CB_BASE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SCC_RM_RTV_CB_SIZE)
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SKED_SUBCTX_WATERMARK(0))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SKED_SUBCTX_WATERMARK(1))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SKED_SUBCTX_WATERMARK(10))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SKED_SUBCTX_WATERMARK(11))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SKED_SUBCTX_WATERMARK(12))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SKED_SUBCTX_WATERMARK(13))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SKED_SUBCTX_WATERMARK(14))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SKED_SUBCTX_WATERMARK(15))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SKED_SUBCTX_WATERMARK(2))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SKED_SUBCTX_WATERMARK(3))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SKED_SUBCTX_WATERMARK(4))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SKED_SUBCTX_WATERMARK(5))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SKED_SUBCTX_WATERMARK(6))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SKED_SUBCTX_WATERMARK(7))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SKED_SUBCTX_WATERMARK(8))
|
||||
ACCESS_MAP_REGISTER(NV_PGRAPH_PRI_SKED_SUBCTX_WATERMARK(9))
|
||||
ACCESS_MAP_REGISTER(NV_PLTCG_LTCS_LTSS_TSTG_CFG_2)
|
||||
ACCESS_MAP_REGISTER(NV_PLTCG_LTCS_LTSS_TSTG_SET_MGMT_0)
|
||||
ACCESS_MAP_REGISTER(NV_PLTCG_LTCS_LTSS_TSTG_SET_MGMT_1)
|
||||
|
||||
Reference in New Issue
Block a user